| Electronic Components Datasheet Search |
|
S32K311NHT0MPAST Datasheet(PDF) 81 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
S32K311NHT0MPAST Datasheet(HTML) 81 Page - NXP Semiconductors |
|
81 / 143 page ![]() Table 37. Low Power Comparator (LPCMP) (continued) Symbol Description Min Typ Max Unit Condition Spec Number VAHYST1 Analog Comparator Hysteresis, High Speed Mode — 14 41 mV HYSTCTR[1:0]= 2'b01 — VAHYST2 Analog Comparator Hysteresis, High Speed Mode — 27 76 mV HYSTCTR[1:0]= 2'b10 — VAHYST3 Analog Comparator Hysteresis, High Speed Mode — 40 111 mV HYSTCTR[1:0]= 2'b11 — VAHYST0 Analog Comparator Hysteresis, Low Speed mode — 0 — mV HYSTCTR[1:0]= 2'b00 — VAHYST1 Analog Comparator Hysteresis, Low Speed mode — 8 60 mV HYSTCTR[1:0]= 2'b01 — VAHYST2 Analog Comparator Hysteresis, Low Speed mode — 15 113 mV HYSTCTR[1:0]= 2'b10 — VAHYST3 Analog Comparator Hysteresis, Low Speed mode — 23 165 mV HYSTCTR[1:0]= 2'b11 — INL DAC integral linearity 2,6,7 -1 — 1 LSB vrefh_cmp = vdda, vrefl_cmp = vss — INL DAC integral linearity 2,6,7 -1.5 — 1.5 LSB vrefh_cmp < vdda — DNL DAC differential linearity 2,6 -1 — 1 LSB vrefh_cmp = vdda, vrefl_cmp = vss — DNL DAC differential linearity 2,6 -1.5 — 1.5 LSB vrefh_cmp < vdda — tDDAC DAC Initialization time — — 30 us — — VAIN Analog input voltage 0 — VDDA V — — 1. Difference at input > 200mV 2. vdda is comparator HV supply and internally shorted to VDD_HV_A pin. vss is comparator ground 3. Applied +/- (100 mV + VAHYST0/1/2/3 + max. of VAIO) around switch point 4. Applied +/- (30 mV + VAHYST0/1/2/3 + max. of VAIO) around switch point 5. Applied ± (100 mV + VAHYST0/1/2/3 ). 6. 1 LSB = (vrefh_cmp - vrefl_cmp) /256. vrefh_cmp and vrefl_cmp are comparator reference high and low 7. Calculation method used: Linear Regression Least Square Method For Comparator IN signals adjacent to VDD_HV_A/VDD_HV_B/VSS or XTAL/EXTAL or switching pins cross coupling may happen and hence hysteresis settings can be used to obtain the desired Comparator performance. Additionally an external capacitor to ground (1nF) should be used to filter noise on input signal. Also source drive should not be weak (Signal with <50K pull up/down is recommended). NXP Semiconductors Analog modules S32K3xx Data Sheet, Rev. 9.1, 03/2024 Data Sheet: Technical Data Preliminary Information for S32K388 81 / 143 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |