| Electronic Components Datasheet Search |
|
JS48F4400P0P3C0 Datasheet(PDF) 70 Page - Numonyx B.V |
|
|
|||||||||||||||||||||||||||||
JS48F4400P0P3C0 Datasheet(HTML) 70 Page - Numonyx B.V |
|
70 / 139 page ![]() Numonyx™ StrataFlash® Cellular Memory (M18) Datasheet April 2008 70 309823-10 Note: DPD pin is low-true (ECR14 = 0) Note: DPD pin is low-true (ECR14 = 0) S2 tEHSH (tEHSL) CE# high to DPD asserted 0 — µs 1,2 S3 tSHEL (tSLEL) DPD deasserted to CE# low 75 — 1,2 S4 tPHEL RST# high during DPD state to CE# low (DPD deasserted to CE# low) 75 — 1,2 Notes: 1. These specifications are valid for all device versions (packages and speeds). 2. Sampled, but not 100% tested. 3. DPD must remain asserted for the duration of Deep Power Down mode. DPD current levels are achieved 40 µs after entering the DPD mode. Figure 41: Deep Power Down Operation Timing Table 26: Deep Power Down Specifications (Sheet 2 of 2) Nbr. Symbol Parameter Min Max Unit Notes S3 S1 S2 DPD [S] CE# [E] RST# [P] Figure 42: Reset During Deep Power Down Operation Timing S4 S2 RST# [P] DPD [S] CE# [E] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |