RA4C1 datasheet(40/97 Pages) RENESAS

40 / 97 page

Table 2.30

Timing of recovery from low power modes (2)

Parameter

Symbol

Min Typ

Max

Unit

Test conditions

Recovery

time from

Software

Standby

mode*1

Middle

speed

mode

Crystal resonator

connected to main

clock oscillator

System clock source is

main clock oscillator (20

MHz)*2 *4

tSBYMC

—

2.1

2.7

Figure 2.15

External clock input

to main clock

oscillator

System clock source is

main clock oscillator (20

MHz)*3 *4

VCC = 1.8 V to 3.6 V

tSBYEX

—

7.4

µs

System clock source is

main clock oscillator (4

MHz)*3 *5

VCC = 1.6 V to 1.8 V

—

7.3

8.8

µs

System clock

source is HOCO

(32 MHz) *4

VCC = 1.8 V to 3.6 V*6

tSBYHO

—

µs

VCC = 1.6 V to 1.8 V*7

—

System clock

source is MOCO (8

MHz)

VCC = 1.8 V to 3.6 V*8

tSBYMO

—

3.5

5.1

µs

VCC = 1.6 V to 1.8 V*9

—

6.3

8.7

Note 1. The division ratio of ICLK, FCLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time

is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

Note 4. The ICLK is 5 MHz (20 MHz/4)

Note 5. The ICLK is 4 MHz

Note 6. The ICLK is 8 MHz (32 MHz/4)

Note 7. The ICLK is 4 MHz (32 MHz/8)

Note 8. The ICLK is 8 MHz

Note 9. The ICLK is 4 MHz (8 MHz/2)

Table 2.31

Timing of recovery from low power modes (3)

Parameter

Symbol

Min Typ

Max

Unit

Test conditions

Recovery

time from

Software

Standby

mode*1

Low speed

mode

Crystal resonator

connected to main

clock oscillator

System clock source is

main clock oscillator (20

MHz)*2 *4

tSBYMC

—

2.1

2.7

Figure 2.15

External clock input

to main clock

oscillator

System clock source is

main clock oscillator (20

MHz)*3 *4

tSBYEX

—

µs

System clock source is MOCO (8 MHz)*5

tSBYMO

—

µs

Note 1. The division ratio of ICLK, FCLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time

is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

Note 4. The ICLK is 0.625 MHz (20/32 MHz)

Note 5. The ICLK is 1 MHz (8 MHz/8)

Table 2.32

Timing of recovery from low power modes (4)

Parameter

Symbol

Min

Typ

Max

Unit

Test conditions

Recovery time

from Software

Standby mode*1

Subosc-speed mode

System clock source

is sub-clock oscillator

(32.768 kHz)

tSBYSC

—

0.8

0.9

Figure 2.15

System clock source is

LOCO (32.768 kHz)

tSBYLO

—

0.8

Note 1. The sub-clock oscillator or LOCO itself continues oscillating in Software Standby mode during Subosc-speed mode.

RA4C1 Datasheet

2. Electrical Characteristics

R01DS0457EJ0110 Rev.1.10

Jul 4, 2025

Page 40 of 97

RA4C1 Datasheet(PDF) 40 Page - Renesas Technology Corp

RA4C1 Datasheet(HTML) 40 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Download

Link URL