Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

RA4C1 Datasheet(PDF) 60 Page - Renesas Technology Corp

Part # RA4C1
Description  Renesas Microcontrollers
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA4C1 Datasheet(HTML) 60 Page - Renesas Technology Corp

Back Button RA4C1 Datasheet HTML 56Page - Renesas Technology Corp RA4C1 Datasheet HTML 57Page - Renesas Technology Corp RA4C1 Datasheet HTML 58Page - Renesas Technology Corp RA4C1 Datasheet HTML 59Page - Renesas Technology Corp RA4C1 Datasheet HTML 60Page - Renesas Technology Corp RA4C1 Datasheet HTML 61Page - Renesas Technology Corp RA4C1 Datasheet HTML 62Page - Renesas Technology Corp RA4C1 Datasheet HTML 63Page - Renesas Technology Corp RA4C1 Datasheet HTML 64Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 97 page
background image
Table 2.43
IIC timing (2)
Conditions: VCC = AVCC0 = 2.7 to 3.6 V
Parameter
Symbol
Min*1
Max*1
Unit
Test conditions
IIC
(Fast-mode+)
ICFER.FMPE = 1
SCL input cycle time
tSCL
6 (12) × tIICcyc +
240
—
ns
Figure 2.41
SCL input high pulse width
tSCLH
3 (6) × tIICcyc + 120 —
ns
SCL input low pulse width
tSCLL
3 (6) × tIICcyc + 120 —
ns
SCL, SDA rise time
tSr
—
120
ns
SCL, SDA fall time
tSf
—
120
ns
SCL, SDA input spike pulse
removal time
tSP
0
1 (4) × tIICcyc
ns
SDA input bus free time when
wakeup function is disabled
tBUF
3 (6) × tIICcyc + 120 —
ns
SDA input bus free time when
wakeup function is enabled
tBUF
3 (6) × tIICcyc + 4 ×
tPcyc + 120
—
ns
Start condition input hold time
when wakeup function is disabled
tSTAH
tIICcyc + 120
—
ns
START condition input hold time
when wakeup function is enabled
tSTAH
1 (5) × tIICcyc +
tPcyc + 120
—
ns
Restart condition input setup time
tSTAS
120
—
ns
Stop condition input setup time
tSTOS
120
—
ns
Data input setup time
tSDAS
tIICcyc + 30
—
ns
Data input hold time
tSDAH
0
—
ns
SCL, SDA capacitive load
Cb*2
—
550
pF
Note:
tIICcyc: IIC internal reference clock (IICφ) cycle, tPcyc: PCLKB cycle.
Note:
The Fast-mode Plus enable bit (FMPE) is supported by IIC0 (SCL0_A, SDA0_A) and IIC1 (SCL1_A, SDA1_A).
Note 1. Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.
Note 2. Cb indicates the total capacity of the bus line.
SDAn
SCLn
VIH
VIL
tSTAH
tSCLH
tSCLL
P*1
S*1
tSf
tSr
tSCL
tSDAH
tSDAS
tSTAS
tSP
tSTOS
P*1
tBUF
Sr*1
Note:
n = 0, 1
Note 1. S, P, and Sr indicate the following conditions:
S: Start condition
P: Stop condition
Sr: Restart condition
Figure 2.41
I2C bus interface input/output timing
RA4C1 Datasheet
2. Electrical Characteristics
R01DS0457EJ0110 Rev.1.10
Jul 4, 2025
Page 60 of 97



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com