RA4C1 datasheet(56/97 Pages) RENESAS

56 / 97 page

tDr, tDf

tSU

tLEAD

tTD

tLAG

tSA

MSB IN

DATA

LSB IN

MSB IN

MSB OUT

DATA

LSB OUT

MSB IN

MSB OUT

tOH

tOD

tREL

SSLn0

input

RSPCKn

CPOL = 0

input

RSPCKn

CPOL = 1

input

MISOn

output

MOSIn

input

Note:

n = A or B

Figure 2.37

SPI timing (slave, CPHA = 0)

SSLn0

input

RSPCKn

CPOL = 0

input

RSPCKn

CPOL = 1

input

MISOn

output

MOSIn

input

tDr, tDf

tSA

tOH

tLEAD

tTD

tLAG

LSB OUT

(Last data)

DATA

MSB OUT

MSB IN

DATA

LSB IN

MSB IN

LSB OUT

tSU

tOD

tREL

MSB OUT

Note:

n = A or B

Figure 2.38

SPI timing (slave, CPHA = 1)

2.3.10

QSPI Timing

Table 2.41

QSPI timing (1 of 2)

Parameter

Symbol

Min

Max

Unit

Test conditions

QSPCK

clock cycle

2.4 V ≤ VCC ≤ 3.6 V

tQScyc

—

Figure 2.39

1.8 V ≤ VCC < 2.4 V

100

—

1.6 V ≤ VCC < 1.8 V

500

—

QSPCK clock high pulse width

tQSWH

tQScyc × 0.4

—

QSPCK clock low pulse width

tQSWL

tQScyc × 0.4

—

RA4C1 Datasheet

2. Electrical Characteristics

R01DS0457EJ0110 Rev.1.10

Jul 4, 2025

Page 56 of 97

RA4C1 Datasheet(PDF) 56 Page - Renesas Technology Corp

RA4C1 Datasheet(HTML) 56 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Download

Link URL