RA4C1 datasheet(25/97 Pages) RENESAS

25 / 97 page

Table 2.8

I/O VOH, VOL (3)

Conditions: VCC = AVCC0 = 1.6 to 1.8 V

Parameter

Symbol

Min

Typ

Max

Unit

Test conditions

Output voltage

Ports P000 to P004, P010, P011

VOH

AVCC0 − 0.5

—

IOH = −0.5 mA

Output pins except for P000 to

P004 and P010, P011*1

VOH

VCC − 0.5

—

IOH = −0.5 mA

Ports P000 to P004, P010, P011

VOL

—

0.4

IOL = 0.3 mA

Output pins except for P000 to

P004 and P010, P011*1

VOL

—

0.4

IOL = 0.3 mA

Note 1. Except for Ports P200, P214, P215, and RTCIC0, which are input ports.

Table 2.9

I/O other characteristics

Conditions: VCC = AVCC0 = 1.6 to 3.6 V

Parameter

Symbol

Min

Typ

Max

Unit

Test conditions

Input leakage current

RES, ports P200

| Iin |

—

1.0

µA

Vin = 0 V

Vin = VCC

P214, P215, RTCIC0

—

1.0

µA

Vin = 0 V

Vin = VRTC

Three-state leakage

current (off state)

5V-tolerant ports*1

| ITSI |

—

1.0

µA

Vin = 0 V

Vin = 5.8 V

Other ports (except for P200,

P214, P215, RTCIC0, and 5V-

tolerant ports)

—

1.0

Vin = 0 V

Vin = VCC

Input pull-up resistor

All ports (except for P200, P214,

P215, RTCIC0)

100

kΩ

Vin = 0 V

Input capacitance

P200

Cin

—

Vin = 0 V,

f = 1 MHz

Ta = 25 °C

Other input pins

—

Note 1. P301, P302, P400, and P401 (total 4 pins)

2.2.5

Operating and Standby Current

Table 2.10

High-speed mode current

Parameter

Symbol

Typ

Max

Unit

Test Conditions

Maximum*1 *2

ICC*3

—

77.0

ICLK = 80 MHz

PCLKA = 80 MHz

PCLKB = 40 MHz

PCLKC = 40 MHz

PCLKD = 80 MHz

FCLK = 40 MHz

CoreMark®*4 *5

20.5

—

256.3 —

uA/MHz

Normal mode

All peripheral clocks enabled, and cache

disabled. While (1) code is executing from

flash*5

29.1

—

364.1 —

uA/MHz

All peripheral clocks disabled, and cache

disabled. While (1) code is executing from

flash*4 *5

13.5

—

168.3 —

uA/MHz

Sleep mode

All peripheral clocks enabled, and cache

disabled*5

21.2

—

All peripheral clocks disabled, and cache

disabled*4 *5

5.65

—

Increase during BGO operation*6

2.67

—

Note:

Supply current is the total current flowing into VCC and VRTC. Supply current values are with all output pins unloaded and all input

pull-up MOSs in the off state.

Note:

This does not include the BGO operation.

Note 1. Measured with clocks supplied to the peripheral functions.

Note 2. PLL output frequency = 80 MHz. The clock source is MOSC.

RA4C1 Datasheet

2. Electrical Characteristics

R01DS0457EJ0110 Rev.1.10

Jul 4, 2025

Page 25 of 97

RA4C1 Datasheet(PDF) 25 Page - Renesas Technology Corp

RA4C1 Datasheet(HTML) 25 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Download

Link URL