Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

7643 Datasheet(PDF) 208 Page - Renesas Technology Corp

Part # 7643
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  424 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7643 Datasheet(HTML) 208 Page - Renesas Technology Corp

Back Button 7643 Datasheet HTML 204Page - Renesas Technology Corp 7643 Datasheet HTML 205Page - Renesas Technology Corp 7643 Datasheet HTML 206Page - Renesas Technology Corp 7643 Datasheet HTML 207Page - Renesas Technology Corp 7643 Datasheet HTML 208Page - Renesas Technology Corp 7643 Datasheet HTML 209Page - Renesas Technology Corp 7643 Datasheet HTML 210Page - Renesas Technology Corp 7643 Datasheet HTML 211Page - Renesas Technology Corp 7643 Datasheet HTML 212Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 208 / 424 page
background image
Rev.2.00
Aug 28, 2006
page 87 of 202
7643 Group
REJ09B0133-0200
APPLICATION
2.5 DMAC
Address direction
Source
Destination
Table 2.5.2 Address directions and examples of transfer result (2)
Data arrangement on
transfer source memory
Forward
Backward
Transfer
sequence
Data arrangement on
transfer destination
memory
(Ttransfer result)
Backward
Fixed
Data 6
*
Data 5
Data 4
Data 3
Data 2
Data 1
➀
➁
➂
➃
➄
➅
*
Data 1
Data 2
Data 3
Data 4
Data 5
Data 6
Data 1 to 6
*
➀
➁
➂
➃
➄
➅
*
Data 6
Data 5
Data 4
Data 3
Data 2
Data 1
Backward
Forward
Data 6
*
Data 5
Data 4
Data 3
Data 2
Data 1
➀
➁
➂
➃
➄
➅
*
Data 1
Data 2
Data 3
Data 4
Data 5
Data 6
*
Data 1
Data 2
Data 3
Data 4
Data 5
Data 6
➀
➁
➂
➃
➄
➅
Data 6
*
Data 5
Data 4
Data 3
Data 2
Data 1
Data 1
Data 2
Data 3
Data 4
Data 5
Data 6
Data 6
Data 5
Data 4
Data 3
Data 2
Data 1
(4) Transfer suspension
Writing “0” to the DMAC channel x enable bit (DxCEN) can compulsorily suspend the transfer
being executed. The suspended transfer can be resumed by writing “1” to the DxCEN bit.
When an interrupt request, which is enabled, occurs during any DMA operation, the transfer
operation is suspended and the interrupt process routine is initiated. During the interrupt operation,
the DMAC automatically sets the corresponding DMAC channel x suspend flag to “1”. When the
DMAC transfer suspend control bit (DTSC) is “1”, the transfer is suspended in both burst transfer
and cycle steal transfer modes during an interrupt process; when the DTSC bit is “0”, it is suspended
in only burst transfer mode.
The suspended transfer due to the interrupt can also be resumed during its interrupt process
routine by writing “1” to the DxCEN bit.
Backward
Backward



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com