S32K311NHT0MPAST datasheet(102/143 Pages) NXP

102 / 143 page

Figure 50. MII transmit diagram

12.8.2 Ethernet MII (200 Mbps)

The following timing specs are defined at the device I/O pin and must be translated appropriately to arrive at timing specs/

constraints for the physical interface. Measurements are with maximum output load of 25pF, input transition of 1ns and pad

configured with DSE = 1'b1 and SRE = 1'b0. I/O operating voltage ranges from 2.97 V to 3.63 V. Valid pin combinations to be

referred from K3xx*_Use sheet in IOmux.

Table 53. Ethernet MII (200 Mbps)

Symbol

Description

Min

Typ

Max

Unit

Condition

Spec

Number

—

RXCLK frequency

—

MHz

—

MII1

RXCLK pulse width

high

—

RXCLK

period

—

MII2

RXCLK pulse width

low

—

RXCLK

period

—

MII3

RXD[3:0], RXDV,

RXER to RXCLK

setup time

—

MII4

RXCLK to RXD[3:0],

RXDV, RXER hold

time

—

TXCLK frequency

—

MHz

—

Table continues on the next page...

NXP Semiconductors

Communication interfaces

S32K3xx Data Sheet, Rev. 9.1, 03/2024

Data Sheet: Technical Data

Preliminary Information for S32K388

102 / 143

S32K311NHT0MPAST Datasheet(PDF) 102 Page - NXP Semiconductors

S32K311NHT0MPAST Datasheet(HTML) 102 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL