Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MC68HC908AP16CFB Datasheet(PDF) 262 Page - Motorola, Inc

Part # MC68HC908AP16CFB
Description  Microcontrollers
PDF  440 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC68HC908AP16CFB Datasheet(HTML) 262 Page - Motorola, Inc

Back Button MC68HC908AP16CFB Datasheet HTML 258Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 259Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 260Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 261Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 262Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 263Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 264Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 265Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 266Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 262 / 440 page
background image
Infrared Serial Communications
Data Sheet
MC68HC908AP Family — Rev. 2.5
262
MOTOROLA
14.6.3.2 Character Reception
During an SCI reception, the receive shift register shifts characters in
from the RxD pin. The SCI data register (IRSCDR) is the read-only buffer
between the internal data bus and the receive shift register.
After a complete character shifts into the receive shift register, the data
portion of the character transfers to the IRSCDR. The SCI receiver full
bit, SCRF, in IRSCI status register 1 (IRSCS1) becomes set, indicating
that the received byte can be read. If the SCI receive interrupt enable bit,
SCRIE, in IRSCC2 is also set, the SCRF bit generates a receiver CPU
interrupt request.
14.6.3.3 Data Sampling
The receiver samples the RxD pin at the RT clock rate. The RT clock is
an internal signal with a frequency 16 times the baud rate. To adjust for
baud rate mismatch, the RT clock is resynchronized at the following
times (see Figure 14-9):
•
After every start bit
•
After the receiver detects a data bit change from logic 1 to logic 0
(after the majority of data bit samples at RT8, RT9, and RT10
returns a valid logic 1 and the majority of the next RT8, RT9, and
RT10 samples returns a valid logic 0)
Figure 14-9. Receiver Data Sampling
RT CLOCK
RESET
START BIT
QUALIFICATION
START BIT
VERIFICATION
DATA
SAMPLING
SAMPLES
RT
CLOCK
RT CLOCK
STATE
START BIT
LSB
SCI_RxD
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com