Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ATTINY817-MFR. Datasheet(PDF) 136 Page - Microchip Technology

Part # ATTINY817-MFR.
Description  AVR짰 Microcontroller with Core Independent Peripherals and picoPower짰 Technology
PDF  492 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ATTINY817-MFR. Datasheet(HTML) 136 Page - Microchip Technology

Back Button ATTINY817-MFR. Datasheet HTML 132Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 133Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 134Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 135Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 136Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 137Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 138Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 139Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 140Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 492 page
background image
19.2.3.3 Interrupts
Not applicable.
19.2.3.4 Events
Not applicable.
19.2.3.5 Debug Operation
When run-time debugging, this peripheral will continue normal operation. Halting the CPU in debugging
mode will halt normal operation of the peripheral.
When halting the CPU in debug mode, the WDT counter is reset.
when starting the CPU again and the WDT was operating in window mode, the first closed window
timeout period will be disabled, and a normal mode timeout period is executed.
Related Links
Window Mode
19.3
Functional Description
19.3.1
Initialization
•
The WDT is enabled when a non-zero value is written to the Period bits (PERIOD) in the Control A
register (WDT.CTRLA).
•
Optional: Write a non-zero value to the Window bits (WINDOW) in WDT.CTRLA to enable window
mode operation.
All bits in the Control A register and the Lock bit (LOCK) in the Status register (WDT.STATUS) are write
protected by the Configuration Change Protection mechanism.
The Reset value of WDT.CTRLA is defined by a fuse (FUSE.WDTCFG), so the WDT can be enabled at
boot time. If this is the case, the LOCK bit in WDT.STATUS is set at boot time.
Related Links
Register Summary - WDT
19.3.2
Operation
19.3.2.1 Normal Mode
In normal mode operation, a single timeout period is set for the WDT. If the WDT is not reset from
software using the WDR any time before the timeout occurs, the WDT will issue a System Reset.
A new WDT timeout period will be started each time the WDT is reset by WDR.
There are 11 possible WDT timeout periods (TOWDT), selectable from 8ms to 8s by writing to the Period
bit field (PERIOD) in the Control A register (WDT.CTRLA).
ATtiny417/817
© 2017 Microchip Technology Inc.
Datasheet Complete
DS40001901B-page 136



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com