| Electronic Components Datasheet Search |
|
ATTINY817-MFR. Datasheet(PDF) 154 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
ATTINY817-MFR. Datasheet(HTML) 154 Page - Microchip Technology |
|
154 / 492 page ![]() 20.3.4 Events The peripheral can take the following actions on an input Event: • The counter counts positive edges of the Event signal. • The counter counts both positive and negative edges of the Event signal. • The counter counts prescaled clock cycles as long as the Event signal is high. • The counter counts prescaled clock cycles. Event signal controls the direction of counting. Up- count when Event signal is low, down-count when Event signal is high. The specific action is selected by writing to the Event Action bits (EVACT) in the Event Control register (TCA.EVCTRL). Events as input are enabled by writing a '1' to the Enable Count on Event Input bit (CNTEI in TCA.EVCTRL). Event controlled operation is not available in Split Mode. 20.3.5 Interrupts Table 20-3. Available Interrupt Vectors and Sources in Normal Mode Offset Name Vector Description Conditions 0x00 OVF Overflow and Compare match interrupt The counter has reached its top value and wrapped to zero. 0x04 CMP0 Compare channel 0 interrupt Match between the counter value and the Compare 0 register. 0x06 CMP1 Compare channel 1 interrupt Match between the counter value and the Compare 1 register. 0x08 CMP2 Compare channel 2 interrupt Match between the counter value and the Compare 2 register. Table 20-4. Available Interrupt Vectors and Sources in Split Mode Offset Name Vector Description Conditions 0x00 LUNF Low-byte Underflow interrupt Low-byte timer reaches BOTTOM. 0x02 HUNF High-byte Underflow interrupt High-byte timer reaches BOTTOM. 0x04 LCMP0 Compare channel 0 interrupt Match between the counter value and the low-byte of Compare 0 register. 0x06 LCMP1 Compare channel 1 interrupt Match between the counter value and the low-byte of Compare 1 register. 0x08 LCMP2 Compare channel 2 interrupt Match between the counter value and the low-byte of the Compare 2 register. When an interrupt condition occurs, the corresponding Interrupt Flag is set in the Interrupt Flags register of the peripheral (peripheral.INTFLAGS). An interrupt source is enabled or disabled by writing to the corresponding enable bit in the peripheral's Interrupt Control register (peripheral.INTCTRL). An interrupt request is generated when the corresponding interrupt source is enabled and the Interrupt Flag is set. The interrupt request remains active until the Interrupt Flag is cleared. See the peripheral's INTFLAGS register for details on how to clear Interrupt Flags. ATtiny417/817 © 2017 Microchip Technology Inc. Datasheet Complete DS40001901B-page 154 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |