Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCP37D11-80E/TE Datasheet(PDF) 39 Page - Microchip Technology

Part # MCP37D11-80E/TE
Description  80 Msps, 12-Bit High-Pre cision Pipelined ADC
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP37D11-80E/TE Datasheet(HTML) 39 Page - Microchip Technology

Back Button MCP37D11-80E/TE Datasheet HTML 35Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 36Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 37Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 38Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 39Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 40Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 41Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 42Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 43Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 136 page
background image
 2020 Microchip Technology Inc.
DS20006381A-page 39
MCP37D11-80: 80 MSPS 12-BIT PIPELINED ADC
4.6.1
CLOCK JITTER AND SNR
PERFORMANCE
In a high-speed pipelined ADC, the SNR performance
is directly limited by thermal noise and clock jitter.
Thermal noise is independent of input clock and
dominant term at low-input frequency. On the other
hand, the clock jitter becomes a dominant term as input
frequency increases. Equation 4-2 shows the SNR
jitter component, which is expressed in terms of the
input frequency (fIN) and the total amount of clock jitter
(TJitter), where TJitter is a sum of the following two
components:
• Input clock jitter (phase noise)
• Internal aperture jitter (due to noise of the clock
input buffer).
EQUATION 4-2:
SNR VS.CLOCK JITTER
The clock jitter can be minimized by using a high-
quality clock source and jitter cleaners as well as a
band-pass filter at the external clock input, while a
faster clock slew rate improves the ADC aperture jitter.
With a fixed amount of clock jitter, the SNR degrades
as the input frequency increases. This is illustrated in
Figure 4-10. If the input frequency increases from
10 MHz to 20 MHz, the maximum achievable SNR
degrades about 6 dB. For every decade (e.g. 10 MHz
to 100 MHz), the maximum achievable SNR due to
clock jitter is reduced by 20 dB.
FIGURE 4-10:
SNR vs. Clock Jitter.
SNRJitter dBc

20 log10
–
2
f
IN
T
Jitter

=
where the total jitter term (Tjitter) is given by:
TJitter
tJitter Clock Input
,

2
tAperture ADC
,

2
+
=
0
20
40
60
80
100
120
140
160
1
10
100
1000
Input Frequency (f
IN, MHz)
Jitter = 1 ps
Jitter = 0.5 ps
Jitter = 0.25 ps
Jitter = 0.125 ps
Jitter = 0.0625 ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com