Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCP37D11-80E/TE Datasheet(PDF) 41 Page - Microchip Technology

Part # MCP37D11-80E/TE
Description  80 Msps, 12-Bit High-Pre cision Pipelined ADC
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP37D11-80E/TE Datasheet(HTML) 41 Page - Microchip Technology

Back Button MCP37D11-80E/TE Datasheet HTML 37Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 38Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 39Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 40Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 41Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 42Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 43Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 44Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 45Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 136 page
background image
 2020 Microchip Technology Inc.
DS20006381A-page 41
MCP37D11-80: 80 MSPS 12-BIT PIPELINED ADC
FIGURE 4-11:
Timing Clock Control Blocks.
VCO
Phase/Freq.
Detector
(3rd Order)
Output/Div
PLL_PRE<11:0>
PLL_REFDIV<9:0>
Current
PLL_OUTDIV<3:0>
PLL Block
Input Clock Buffer
EN_DUTY
C1: PLL_CAP1<4:0>
PLL_CHAGPUMP<3:0>
Loop Filter Control
C2: PLL_CAP2<4:0>
C3: PLL_CAP3<4:0>
R1: PLL_RES<4:0>
Loop Filter
(80 MHz - 250 MHz)
PLL Output Control Block
Pump
C3
C2
R1
C1
Loop Filter Control Parameters:
fVCO
See Address 0x54 - 0x5D for Control Parameters
See Address 0x55 and 0x6D
÷N
÷R
if CLK_SOURCE = 1
Charge
Clock Input (fCLK): < 250 MHz
fREF
Duty Cycle Correction (DCC)
fS
EN_DLL
Phase Delay
DCLK_PHDLY_DLL<2:0>
DCLK
fS
EN_CLK
DLL Block
fQ
EN_PLL_CLK
DCLK Delay
DCLK_DLY_PLL<2:0>
for control parameters
if CLK_SOURCE = 0
Note:
VCO output range is 1.075 GHz – 1.325 GHz by setting PLL_REFDIV<10:0> and PLL_PRE<11:0>, with fREF = 5 MHz - 250 MHz range.
fVCO
N
R
----fREF
1.075 1.325
–
 GHz
=
=
EN_PLL_REFDIV
Digital Output
Clock Phase Delay Control
Clock Rate Control
Digital Output
Digital Clock Output Control Block
DCLK
if digital decimation is used
OUT_CLKRATE<3:0>
RESET_DLL
EN_DLL_DCLK
DCLK_PHDLY_DEC<2:0>
EN_PHDLY
DCLK
See Address 0x64 and 0x02
for control parameters
See Address 0x52 and 0x64<7> for details
if digital decimation is used
See Address 0x7A, 0x7B, 0x7C, and 0x81
(5 MHz to 250 MHz)
(when decimation filter is used)
EN_PLL
EN_PLL_BIAS
EN_PLL_OUT
EN_DLL = 0
EN_DLL_DCLK = 0
See Address 0x7A, 0x7B, 0x7C, and 0x81
EN_PHDLY
DLL Circuit
DCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com