Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCP37D11-80E/TE Datasheet(PDF) 83 Page - Microchip Technology

Part # MCP37D11-80E/TE
Description  80 Msps, 12-Bit High-Pre cision Pipelined ADC
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP37D11-80E/TE Datasheet(HTML) 83 Page - Microchip Technology

Back Button MCP37D11-80E/TE Datasheet HTML 79Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 80Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 81Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 82Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 83Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 84Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 85Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 86Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 87Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 136 page
background image
 2020 Microchip Technology Inc.
DS20006381A-page 83
MCP37D11-80: 80 MSPS 12-BIT PIPELINED ADC
REGISTER 5-10:
ADDRESS 0X55 – PLL OUTPUT AND REFERENCE DIVIDER
R/W-0
R/W-1
R/W-0
R/W-0
R/W-1
R/W-0
R/W-0
R/W-0
PLL_OUTDIV<3:0>
FCB<1:0>
PLL_REFDIV<9:8>
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-4
PLL_OUTDIV<3:0>: PLL output divider control bits(1)
1111 = PLL output divided by 15
1110 = PLL output divided by 14
• • •
0100 = PLL output divided by 4 (Default)
0011 = PLL output divided by 3
0010 = PLL output divided by 2
0001 = PLL output divided by 1
0000 = PLL output not divided
bit 3-2
FCB<1:0>: Factory-Controlled Bits. This is not for the user. Do not change default settings.
bit 1-0
PLL_REFDIV<9:8>: Upper two MSb bits of PLL_REFDIV<9:0>(2)
00 = see Table 5-4. (Default)
Note
1:
PLL_OUTDIV<3:0> controls the PLL output clock divider: VCO output is divided by the PLL_OUTDIV<3:0> setting.
2:
See Address 0x54 (Register 5-9) and Table 5-4 for PLL_REFDIV<9:0> settings. EN_PLL_REFDIV in Address 0x59
(Register 5-14) must be set.
TABLE 5-4:
EXAMPLE – PLL REFERENCE DIVIDER BIT SETTINGS VS. PLL REFERENCE INPUT
FREQUENCY
PLL_REFDIV<9:0>
PLL Reference Frequency
11-1111-1111
Reference frequency divided by 1023
11-1111-1110
Reference frequency divided by 1022
──
00-0000-0011
Reference frequency divided by 3
00-0000-0010
Do not use (not supported)
00-0000-0001
Reference frequency divided by 1
00-0000-0000
Reference frequency divided by 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com