Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCP37D11-80E/TE Datasheet(PDF) 62 Page - Microchip Technology

Part # MCP37D11-80E/TE
Description  80 Msps, 12-Bit High-Pre cision Pipelined ADC
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP37D11-80E/TE Datasheet(HTML) 62 Page - Microchip Technology

Back Button MCP37D11-80E/TE Datasheet HTML 58Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 59Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 60Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 61Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 62Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 63Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 64Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 65Page - Microchip Technology MCP37D11-80E/TE Datasheet HTML 66Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 136 page
background image
MCP37D11-80: 80 MSPS 12-BIT PIPELINED ADC
DS20006381A-page 62
 2020 Microchip Technology Inc.
4.10.1
BEAMFORMING
Beamforming is achieved by scanning all inputs while
correcting the phase of each channel with respect to a
reference. This can be done using:
• Fractional Delay Recovery (FDR)
• Phase offset settings of each individual channel
• Gain setting per channel
While the CW input channel is multiplexed sequentially,
the phase offset can be added to the NCO output (each
channel individually). CH(n)_NCO_PHASE<15:0>, in
Addresses 0x86 to 0x95 (Registers 5-47 – 5-62),
corrects the time delay of the incoming signals with
respect to the reference.
The phase-compensated input signal is then down-
converted by a wide dynamic range I/Q demodulator.
The digital beamforming of the inputs is then obtained
by summing I and Q data from individual channels. The
combined I and Q data are fed to the half-band filter.
Equation 4-10 shows the I and Q data of an individual
channel with phase correction (phase offset), and the
resulting digital beamforming signal.
The processing blocks after the digital beamforming
are the same as the sub-blocks used in single-channel
operation described in Section 4.8.4.1 “Single-
Channel DDC”, except only limited decimation rates of
the FIR A and FIR B filters are used due to the
processing time requirement for summing the input
signals from all channels.
EQUATION 4-10:
BEAMFORMING SIGNALS
The NCO phase offset can be controlled by
0.005493164° per step. See
Section 4.8.4.6 “NCO
Phase Offset Control” for details.
4.10.2
ULTRASOUND DOPPLER SIGNAL
PROCESSING
Doppler shift measurement requires summing the input
signals from multiple transducer channels and mixing
them with a phase-controlled local oscillator frequency.
The resulting low-frequency output is then centered
near DC and can measure a Doppler shift produced by
moving objects, such as blood flow and changes in
blood pressure in arteries, etc. In traditional Doppler
measurement, many discrete analog components are
typically used along with a high-resolution ADC.
This device has unique built-in features that are
suitable for ultrasound Doppler shift measurements. By
utilizing these features, system engineers can reduce
many discrete components which are otherwise
necessary for an ultrasound Doppler measurement
system.
The following built-in digital signal post-processing
(DSPP) features in the MCP37D11-80 can be
effectively used for the ultrasound Doppler signal
processing applications:
• Fractional Delay Recovery (FDR): Correct the
time delay of signal sampled between channels.
See details in Section 4.8.1 “Fractional Delay
Recovery for Dual- and Octal-Channel
Modes”.
• Digital Gain and Offset adjustment for each
channel: See details in Section 4.9 “Digital
Offset and Digital Gain Settings”.
• Down-Conversion for each channel with a
unique phase of the same NCO frequency prior to
summing the eight channels as shown in
Figure 4-24.
• After down-conversion by the DDC, the resulting
signal can then be decimated to achieve very high
SNR in a narrow bandwidth.
ICH n

ADC COS 2
f
NCOt
n

+

=
QCH n
ADC SIN 2
f
NCOt
n

+

=
IICH n

n0
=
N
=
QQCH n

n0
=
N
=
n

360
CH(n)_NCO_PHASE<15:0>
2
16
-----------------------------------------------------------------------
=
0.005493164
CH(n)_NCO_PHASE<15:0>
=
Where:
(n) = NCO phase offset of channel n
ADC = the output of the ADC block



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com