| Electronic Components Datasheet Search |
|
MCP37D31-80E/TE Datasheet(PDF) 2 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP37D31-80E/TE Datasheet(HTML) 2 Page - Microchip Technology |
|
2 / 141 page ![]() MCP37D31-80 AND MCP37D21-80 DS20006382A-page 2 2020 Microchip Technology Inc. Functional Block Diagram Output Control: Reference Generator SENSE VCM AIN0+ AIN0- CLK+ CLK- Q OVR SCLK CS SDIO AIN7+ AIN7- DCLK+ DCLK- VREF+ VREF- WCK Pipelined PLL Clock - Serialized LVDS Output Clock Control Configuration Registers ADC Digital Signal Post-Processing: - CMOS, DDR LVDS REF0- AVDD12 AVDD18 DVDD18 DVDD12 REF0+ REF1- REF1+ DLL Duty Cycle Correction Selection - Phase/Offset/Gain Adjustment GND VBG [15:0] DM1 DM2 - Continuous Wave (CW) Beamforming - Fractional Delay Recovery (FDR) - Digital Down-Converter (DDC) - Decimation Filter Data Output (Selectable using Configuration Register Bits) SYNC SLAVE Note 1: All external circuit components for REF0/1 and VBG pins are already embedded in the TFBGA-121 package. Note 1 Note 2 Note 2: DM1 and DM2 are extra output data pins for the 18-bit output mode, which is only available with the MCP37D31-80. (0.9V) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |