| Electronic Components Datasheet Search |
|
MCP37D31-80E/TE Datasheet(PDF) 71 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP37D31-80E/TE Datasheet(HTML) 71 Page - Microchip Technology |
|
71 / 141 page ![]() MCP37D31-80 AND MCP37D21-80 DS20006382A-page 71 2020 Microchip Technology Inc. 4.12.11 DIGITAL OUTPUT RANDOMIZER Depending on PCB layout considerations and power supply coupling, SFDR may be improved by decorrelating the ADC input from the ADC digital output data. The device includes an output data randomizer option. When this option is enabled, the digital output is randomized by applying an exclusive-OR logic operation between the LSb (D0) and all other data output bits. To decode the randomized data, the reverse operation is applied: an exclusive-OR operation is applied between the LSb (D0) and all other bits. The DCLK, OVR, WCK, DM1, DM2 and LSb (D0) outputs are not affected. Figure 4-25 shows the block diagram of the data randomizer and decoder logic. The output ran- domizer is enabled by setting the EN_OUT_RANDOM bit in Address 0x07 (Register 5-5). FIGURE 4-25: Logic Diagram for Digital Output Randomizer and Decoder (16-Bit mode). 4.12.12 OUTPUT DISABLE The digital output can be disabled by setting OUTPUT_MODE<1:0> = 00 in Address 0x62 (Register 5-20). All digital outputs are disabled, including OVR, WCK, DCLK, etc. 4.12.13 OUTPUT TEST PATTERNS To facilitate testing of the I/O interface, the device can produce various predefined or user-defined patterns on the digital outputs. See TEST_PATTERNS<2:0> in Address 0x62 (Register 5-20) for the predefined test patterns. For the user-defined patterns, Addresses 0x74 – 0x77 (Registers 5-29 – 5-32) can be pro- grammed using the SPI interface. When an output test mode is enabled, the ADC’s analog section can still be operational, but does not drive the digital outputs. The outputs are driven only with the selected test pattern. Q0 Q1 Q2 WCK DCLK OVR Q1 Q2 WCK DCLK OVR Q0 Data Acquisition Device (a) Data Randomizer (b) Data Decoder DCLK WCK OVR Q0 Q0 Q2 Q0 Q1 Q0 Q0 EN_OUT_RANDOM MCP37D31/21-80 Q15 Q14 Q15 Q14 Q15 Q14 Enable |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |