MCP37D31-80ESLASHTE datasheet(6/141 Pages) MICROCHIP

6 / 141 page

MCP37D31-80 AND MCP37D21-80

DS20006382A-page 6

 2020 Microchip Technology Inc.

TABLE 1-1:

PIN FUNCTION TABLE

Ball No.

Name

I/O Type

Description

SDIO

Digital Input/

Output

SPI data input/output

VCM

Analog

Output

Common-mode output voltage (900 mV) for analog input signal

Connect a decoupling capacitor (0.1 µF)(1)

REF1+

Differential reference voltage 1 (+/-). Decoupling capacitors are embedded in

the TFBGA package. Leave these pins floating.

REF1-

VBG

Internal bandgap output voltage

A decoupling capacitor (2.2 μF) is embedded in the TFBGA package. Leave

this pin floating.

REF0+

Differential reference 0 (+/-) voltage. Decoupling capacitors are embedded in

the TFBGA package. Leave these pins floating.

REF0-

GND

Supply

Common ground for analog and digital sections

A10

AIN4-

Analog Input Channel 4 differential analog input (-)

A11

AIN2+

Channel 2 differential analog input (+)

SCLK

Digital Input SPI serial clock input

SPI Chip Select input

GND

Supply

Common ground for analog and digital sections

SENSE

Analog

Input

Analog input range selection. See Table 4-2 for SENSE voltage settings.

AVDD12

Supply

Supply voltage input (1.2V) for analog section

AVDD18

Supply voltage input (1.8V) for analog section

B10

AIN4+

Analog Input

Channel 4 differential analog input (+)

B11

AIN2-

Channel 2 differential analog input (-)

WCK/OVR-

(WCK)

Digital

Output

WCK: Word clock sync digital output

OVR: Input overrange indication digital output(2)

WCK/OVR+

(OVR)

GND

Supply

Common ground for analog and digital sections

AVDD12

Supply voltage input (1.2V) for analog section

GND

Common ground pin for analog and digital sections

C10

AIN6-

Analog Input

Channel 6 differential analog input (-)

C11

AIN0+

Channel 0 differential analog input (+)

Q14/Q7-

Digital

Output

Digital data output(3)

CMOS = Q14

DDR LVDS = Q7- (Even bit first), Q15- (MSb byte first)

Serialized LVDS = Q- for the first selected channel (n = 1)

Q15/Q7+

Digital data output(3)

CMOS = Q15

DDR LVDS = Q7+ (Even bit first), Q15+ (MSb byte first)

Serialized LVDS = Q+ for the first selected channel (n = 1)

MCP37D31-80E/TE Datasheet(PDF) 6 Page - Microchip Technology

MCP37D31-80E/TE Datasheet(HTML) 6 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL