Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

7643 Datasheet(PDF) 201 Page - Renesas Technology Corp

Part # 7643
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  424 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7643 Datasheet(HTML) 201 Page - Renesas Technology Corp

Back Button 7643 Datasheet HTML 197Page - Renesas Technology Corp 7643 Datasheet HTML 198Page - Renesas Technology Corp 7643 Datasheet HTML 199Page - Renesas Technology Corp 7643 Datasheet HTML 200Page - Renesas Technology Corp 7643 Datasheet HTML 201Page - Renesas Technology Corp 7643 Datasheet HTML 202Page - Renesas Technology Corp 7643 Datasheet HTML 203Page - Renesas Technology Corp 7643 Datasheet HTML 204Page - Renesas Technology Corp 7643 Datasheet HTML 205Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 201 / 424 page
background image
Rev.2.00
Aug 28, 2006
page 80 of 202
7643 Group
REJ09B0133-0200
APPLICATION
2.5 DMAC
Fig. 2.5.5 Structure of DMAC channel 1 mode register 2
DMAC channel 1 mode register 2
b7 b6 b5 b4 b3 b2 b1 b0
DMAC channel 1 mode register 2
(DMA1M2 : address 4116) (Note 1)
b
0
0
1
2
3
4
Name
Functions
At reset R W
0
0
0
0
0
b3b2b1b0
0 0 0 0 : Not used
0 0 0 1 : Not used
0 0 1 0 : Not used
0 0 1 1 : Not used
0 1 0 0 : INT1 interrupt
0 1 0 1 : USB endpoint 1 IN_PKT_RDY
signal (falling edge active)
0 1 1 0 : USB endpoint 2 IN_PKT_RDY
signal (falling edge active)
0 1 1 1 : Not used
1 0 0 0 : USB endpoint 1
OUT_PKT_RDY signal (rising
edge active)
1 0 0 1 : USB endpoint 1
OUT_FIFO_NOT_EMPTY
signal (rising edge active)
1 0 1 0 : USB endpoint 2
OUT_PKT_RDY signal
(rising edge active)
1 0 1 1 : Not used
1 1 0 0 : Not used
1 1 0 1 : Not used
1 1 1 0 : Timer 1 interrupt
1 1 1 1 : Not used
0 : No action
1 : Request of channel 1 transfer by
writing “1”
DMAC channel 1 hardware
transfer request source
bits (D1HR)
DMAC channel 1 software
transfer trigger (D1SWT)
5
6
0
0
0
0 : No action
1 : Reset of channel 1 capture register by
writing “1”
DMAC channel 1 transfer
initiation source capture
register reset bit (D1CRR)
DMAC channel 1 enable
bit (D1CEN)
0 : Channel 1 disabled
1 : Channel 1 enabled (Note 3)
7
(Note 2)
(Note 2)
Notes 1: DMAC channel 0 mode register 2 and DMAC channel 1 mode register 2 are
assigned at the same address 4116. The accessible register depends on channel
index bit, bit 7 of DMAC index and status register.
2: These bits’ contents are “0” at read. This bit is automatically cleared to “0” after
writing “1”.
3: When setting this bit to “1”, simultaneously set the DMAC channel 1 transfer
initiation source capture register reset bit (bit 6 of DMA1M2) to “1”.
Nothing is arranged for this bit.
Fix this bit to “0”.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com