 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
7643 Datasheet(PDF) 233 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7643 Datasheet(HTML) 233 Page - Renesas Technology Corp |
|
|
233 / 424 page  Rev.2.00 Aug 28, 2006 page 112 of 202 7643 Group REJ09B0133-0200 APPLICATION 2.6 USB q SETUP_END flag During a control transfer, if the process is terminated before the number of data bytes, as set in the data stage process, is completed, the SETUP_END flag will go to “1”. Clear the SETUP_END flag to “0” by setting the SERVICED_SETUP_END bit to “1”. When this flag is set to “1”, you need to disable the access to the FIFO and execute the setup process before it. When this flag is set to “1”, the data in the IN FIFO is automatically flushed out. If this flag and the OUT_PKT_RDY flag are set to “1” at the same time, it indicates that the previous setup process has been completed and there is a new SETUP token in the FIFO. q SERVICED_OUT_PKT_RDY bit Setting this bit to “1” clears the OUT_PKT_RDY flag to “0”. q SERVICED_SETUP_END bit Setting this bit to “1” clears the SETUP_END flag to “0”. Figure 2.6.14 shows the structure of the USB endpoint x (x = 0 to 2) IN control register. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
