| Electronic Components Datasheet Search |
|
BLUENRG-1 Datasheet(PDF) 73 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
BLUENRG-1 Datasheet(HTML) 73 Page - STMicroelectronics |
|
73 / 173 page ![]() BlueNRG-1 Functional details DocID028866 Rev 1 73/173 Bit Field name Reset RW Description 6:5 WLEN_RX 0x0 RW RX Word length. This bit field indicates the number of data bits received in a frame as follows: 00b: 5 bits. 01b: 6 bits. 10b: 7 bits. 11b: 8 bits. 7 SPS_RX 0x0 RW RX stick parity select: 0: stick parity is disabled. 1: when PEN_RX = 1b (parity enabled) and EPS_RX = 1b (even parity), the parity is checked as a 0. When PEN_RX = 1b and EPS_RX = 0b (odd parity), the parity bit is checked as a 1. 31:8 RESERVED 0x0 R RESERVED Table 76: UART - IBRD register description: address offset UART_BASE_ADDR+0x24 Bit Field name Reset RW Description 15:0 DIVINT 0x0 RW Baud rate integer. The baud rate divisor is calculated as follows: When OVSFACT = 0b in the CR register: Baud rate divisor = (Frequency (UARTCLK)/(16*Baud rate)) When OVSFACT = 1b in CR register: Baud rate divisor = (Frequency (UARTCLK)/(8*Baud rate)) where Frequency (UARTCLK) is the UART reference clock frequency. The baud rate divisor comprises the integer value (DIVINT) and the fractional value (DIVFRAC). The contents of the IBRD and FBRD registers are not updated until transmission or reception of the current character has completed. 31:16 RESERVED 0x0 R RESERVED Table 77: UART - FBRD register description: address offset UART_BASE_ADDR+0x28 Bit Field name Reset RW Description 5:0 DIVFRAC 0x0 RW Baud rate fraction. Baud rate integer. The baud rate divisor is calculated as follows: When OVSFACT = 0b in the CR register: Baud rate divisor = (Frequency (UARTCLK)/(16*Baud rate)) When OVSFACT = 1b in CR register: Baud rate divisor = (Frequency (UARTCLK)/(8*Baud rate)) where Frequency (UARTCLK) is the UART reference clock frequency. The baud rate divisor comprises the integer value (DIVINT) and the fractional value (DIVFRAC). The contents of the IBRD and FBRD registers are not updated until transmission or reception of the current character has completed. 31:6 RESERVED 0x0 R RESERVED |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |