BLUENRG-1 datasheet(40/173 Pages) STMICROELECTRONICS

40 / 173 page

Functional details

BlueNRG-1

40/173

DocID028866 Rev 1

does not support byte or halfword write operations (when HSIZE is not used by the

peripheral) and does not generate any error, the DMA writes the 32 HWDATA bits as

shown in the two examples below:



To write the halfword “0xABCD”, the DMA sets the HWDATA bus to “0xABCDABCD”

with HSIZE = HalfWord



To write the byte “0xAB”, the DMA sets the HWDATA bus to “0xABABABAB” with

HSIZE = Byte

Assuming that the AHB/APB bridge is an AHB 32-bit slave peripheral that does not take the

HSIZE data into account, it will transform any AHB byte or halfword operation into a 32-bit

APB operation in the following manner:



an AHB byte write operation of the data “0xB0” to 0x0 (or to 0x1, 0x2 or 0x3) will be

converted to an APB word write operation of the data “0xB0B0B0B0” to 0x0



an AHB half-

word write operation of the data “0xB1B0” to 0x0 (or to 0x2) will be

converted to an APB word write operation of the data “0xB1B0B1B0” to 0x0

3.7.2.5

Error management

A DMA transfer error can be generated by reading from or writing to a reserved address

space. When a DMA transfer error occurs during a DMA read or a write access, the faulty

channel is automatically disabled through a hardware clear of its EN bit in the

corresponding Channel configuration register (DMA_CCRx). The channel's transfer error

interrupt flag (TEIF) in the ISR register is set and an interrupt is generated if the transfer

error interrupt enable bit (TEIE) in the DMA_CCRx register is set.

3.7.2.6

Interrupts

An interrupt can be produced on a Half-transfer, Transfer complete or Transfer error for

each DMA channel. Separate interrupt enable bits are available for flexibility.

Table 36: DMA interrupt requests

Interrupt event

Event flag

Enable control bit

Half-transfer

HTIF

HTIE

Transfer complete

TCIF

TCIE

Transfer error

TEIF

TEIE

3.7.2.7

DMA request mapping

The eight requests from the peripherals (SPI, I2Cx[1,2] and UART) are multiplexed before

entering DMA with the ADC request. For each channel, the choice between the peripheral

and the ADC is done through the DMA_CONFIG register.

BLUENRG-1 Datasheet(PDF) 40 Page - STMicroelectronics

BLUENRG-1 Datasheet(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL