Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MC68HC908AP16CFB Datasheet(PDF) 208 Page - Motorola, Inc

Part # MC68HC908AP16CFB
Description  Microcontrollers
PDF  440 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC68HC908AP16CFB Datasheet(HTML) 208 Page - Motorola, Inc

Back Button MC68HC908AP16CFB Datasheet HTML 204Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 205Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 206Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 207Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 208Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 209Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 210Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 211Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 212Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 208 / 440 page
background image
Timebase Module (TBM)
Data Sheet
MC68HC908AP Family — Rev. 2.5
208
MOTOROLA
NOTE:
Do not change TBR[2:0] bits while the timebase is enabled
(TBON = 1).
TACK — Timebase ACKnowledge
The TACK bit is a write-only bit and always reads as 0. Writing a logic
1 to this bit clears TBIF, the timebase interrupt flag bit. Writing a logic
0 to this bit has no effect.
1 = Clear timebase interrupt flag
0 = No effect
TBIE — Timebase Interrupt Enabled
This read/write bit enables the timebase interrupt when the TBIF bit
becomes set. Reset clears the TBIE bit.
1 = Timebase interrupt enabled
0 = Timebase interrupt disabled
TBON — Timebase Enabled
This read/write bit enables the timebase. Timebase may be turned off
to reduce power consumption when its function is not necessary. The
counter can be initialized by clearing and then setting this bit. Reset
clears the TBON bit.
1 = Timebase enabled
0 = Timebase disabled and the counter initialized to 0’s
12.5 Interrupts
The timebase module can interrupt the CPU on a regular basis with a
rate defined by TBR[2:0]. When the timebase counter chain rolls over,
the TBIF flag is set. If the TBIE bit is set, enabling the timebase interrupt,
the counter chain overflow will generate a CPU interrupt request. The
interrupt vector is defined in Table 2-1 . Vector Addresses.
Interrupts must be acknowledged by writing a logic 1 to the TACK bit.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com