7643 datasheet(178/424 Pages) RENESAS

178 / 424 page

Rev.2.00

Aug 28, 2006

page 57 of 202

7643 Group

REJ09B0133-0200

APPLICATION

2.4 UART

Fig. 2.4.21 Registers setting related to UART address mode

UMOD

UBRG

4D16

1 0 0

UCON

P3D

ICONA

UART mode register (Address : 3016)

UART clock :

φ/1

Character length : 8 bits

Parity checking disabled

Stop bit length : 2 stop bits

UART control register (Address : 3316)

Transmit disabled

Receive enabled

UART address mode enabled

Receive initializing

CTS function disabled

RTS function disabled

Port P3 direction register (Address : 0F16)

Input mode

UART receive buffer full interrupt enabled

Interrupt control register A (Address : 0516)

UART baud rate generator (Address : 3116)

USTS

UTRB1

Receiving data read

UART status register (Address : 3216)

UART transmit/receive buffer register 1 (Address : 3416)

Receive buffer full flag

Parity error flag

Framing error flag

Overrun error flag

Summing error flag

ICONB

Interrupt control register B (Address : 0616)

UART summing error interrupt disabled

7643 Datasheet(PDF) 178 Page - Renesas Technology Corp

7643 Datasheet(HTML) 178 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL