Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

7643 Datasheet(PDF) 241 Page - Renesas Technology Corp

Part # 7643
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  424 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7643 Datasheet(HTML) 241 Page - Renesas Technology Corp

Back Button 7643 Datasheet HTML 237Page - Renesas Technology Corp 7643 Datasheet HTML 238Page - Renesas Technology Corp 7643 Datasheet HTML 239Page - Renesas Technology Corp 7643 Datasheet HTML 240Page - Renesas Technology Corp 7643 Datasheet HTML 241Page - Renesas Technology Corp 7643 Datasheet HTML 242Page - Renesas Technology Corp 7643 Datasheet HTML 243Page - Renesas Technology Corp 7643 Datasheet HTML 244Page - Renesas Technology Corp 7643 Datasheet HTML 245Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 241 / 424 page
background image
Rev.2.00
Aug 28, 2006
page 120 of 202
7643 Group
REJ09B0133-0200
APPLICATION
2.6 USB
Fig. 2.6.18 Structure of USB endpoint x (x=0 to 2) OUT write count register
USB endpoint x OUT write count register
b7 b6 b5 b4 b3 b2 b1 b0
USB endpoint x (x=0 to 2) OUT write count register
(WRT_CNT : address 5D16)
b
0
1
2
4
Name
0
Functions
At reset R W
0
0
0
0
5
0
6
7
0
0
3
Contains the number of bytes in endpoint x OUT FIFO.
✕
✕
✕
✕
✕
✕
✕
✕
(12) USB endpoint x (x = 0 to 2) OUT write count register
This is an 8-bit register that contains the number of bytes in the endpoint x (x = 0 to 2) OUT FIFO.
This register must be read after the USB FCU has received a packet of data from the host CPU.
Refer to this register when reading the data from the OUT FIFO.
When there are two packets in the FIFO (double-buffer), the number of bytes of data in the first
packet received will be read out from the register. After one packet of data is read from the FIFO
and the OUT_PKT_RDY flag is cleared, the value of the register will be updated to the number
of bytes of the packet received last.
Figure 2.6.18 shows the structure of the USB endpoint x (x = 0 to 2) OUT write count register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com