Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MC68HC908AP16CFB Datasheet(PDF) 283 Page - Motorola, Inc

Part # MC68HC908AP16CFB
Description  Microcontrollers
PDF  440 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC68HC908AP16CFB Datasheet(HTML) 283 Page - Motorola, Inc

Back Button MC68HC908AP16CFB Datasheet HTML 279Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 280Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 281Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 282Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 283Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 284Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 285Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 286Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 287Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 283 / 440 page
background image
Infrared Serial Communications Interface Module (IRSCI)
I/O Registers
MC68HC908AP Family — Rev. 2.5
Data Sheet
MOTOROLA
283
14.10.5 IRSCI Status Register 2
IRSCI status register 2 contains flags to signal the following conditions:
•
Break character detected
•
Incoming data
BKF — Break Flag Bit
This clearable, read-only bit is set when the SCI detects a break
character on the RxD pin. In IRSCS1, the FE and SCRF bits are also
set. In 9-bit character transmissions, the R8 bit in IRSCC3 is cleared.
BKF does not generate a CPU interrupt request. Clear BKF by
reading IRSCS2 with BKF set and then reading the IRSCDR. Once
cleared, BKF can become set again only after logic 1s again appear
on the RxD pin followed by another break character. Reset clears the
BKF bit.
1 = Break character detected
0 = No break character detected
RPF — Reception in Progress Flag Bit
This read-only bit is set when the receiver detects a logic 0 during the
RT1 time period of the start bit search. RPF does not generate an
interrupt request. RPF is reset after the receiver detects false start bits
(usually from noise or a baud rate mismatch) or when the receiver
detects an idle character. Polling RPF before disabling the SCI
module or entering stop mode can show whether a reception is in
progress.
1 = Reception in progress
0 = No reception in progress
Address:
$0044
Bit 7
654321
Bit 0
Read:
BKF
RPF
Write:
Reset:
00000000
= Unimplemented
Figure 14-17. IRSCI Status Register 2 (IRSCS2)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com