Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCP37D31-80E/TE Datasheet(PDF) 101 Page - Microchip Technology

Part # MCP37D31-80E/TE
Description  80 Msps, 16/14-Bit High-Pr ecision Pipelined ADC
PDF  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP37D31-80E/TE Datasheet(HTML) 101 Page - Microchip Technology

Back Button MCP37D31-80E/TE Datasheet HTML 97Page - Microchip Technology MCP37D31-80E/TE Datasheet HTML 98Page - Microchip Technology MCP37D31-80E/TE Datasheet HTML 99Page - Microchip Technology MCP37D31-80E/TE Datasheet HTML 100Page - Microchip Technology MCP37D31-80E/TE Datasheet HTML 101Page - Microchip Technology MCP37D31-80E/TE Datasheet HTML 102Page - Microchip Technology MCP37D31-80E/TE Datasheet HTML 103Page - Microchip Technology MCP37D31-80E/TE Datasheet HTML 104Page - Microchip Technology MCP37D31-80E/TE Datasheet HTML 105Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 141 page
background image
MCP37D31-80 AND MCP37D21-80
DS20006382A-page 101
 2020 Microchip Technology Inc.
REGISTER 5-33:
ADDRESS 0X79 – DUAL-CHANNEL DIGITAL SIGNAL POST-PROCESSING CONTROL
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
EN_DSPP_2
FCB<6:0>
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
EN_DSPP_2: Enable all digital post-processing functions for dual-channel operations
1 =
Enabled
0 =
Disabled (Default)
bit 6-0
FCB<6:0>: Factory-Controlled Bits. This is not for the user. Do not change default settings.
REGISTER 5-34:
ADDRESS 0X7A – FRACTIONAL DELAY RECOVERY AND FIR_A0(1)
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
FCB<5>
FIR_A<0>
EN_FDR
FCB<4:0>
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
FCB<5>: Factory-Controlled Bit. This is not for the user. Do not change default setting.
bit 6
FIR_A<0>: Enable the first 2x decimation (Stage 1A in FIR A) in single-channel mode(2)
1 =
Enabled
0 =
Disabled (Default)
bit 5
EN_FDR: Enable fractional delay recovery (FDR) option
1 =
Enabled (with delay of 59 clock cycles).
0 =
Disabled (Default)
bit 4-0
FCB<4:0>: Factory-Controlled Bits. This is not for the user. Do not change default settings.
Note
1:
This register is used only for single and dual-channel modes.
2:
This is the LSb for the FIR A filter settings. For the first 2x decimation, set FIR_A<0> = 1 for single-channel operation, and
FIR_A<0> = 0 for dual-channel operation. See Address 0x7B (Register 5-35) for FIR_A<8:1> settings.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com