Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AT91SAM7A2-AI Datasheet(PDF) 31 Page - ATMEL Corporation

Part # AT91SAM7A2-AI
Description  AT91 ARM Thumb-based Microcontrollers
PDF  369 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT91SAM7A2-AI Datasheet(HTML) 31 Page - ATMEL Corporation

Back Button AT91SAM7A2-AI Datasheet HTML 27Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 28Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 29Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 30Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 31Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 32Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 33Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 34Page - ATMEL Corporation AT91SAM7A2-AI Datasheet HTML 35Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 369 page
background image
31
PRELIMINARY
AT91SAM7A2
6021A–ATARM–07/04
If users want to boot on a RAM memory for debug purposes, the RAM memory should
be connected the same way as a flash memory (NUB and NLB of the RAM memory
connected to the ground) to emulate a pure 16-bit Flash memory as shown in Figure 13.
Figure 15. EBI Connected to an External 16-bit RAM Memory Device, 16-bit
Access Only and Used as Boot Memory for Debug Purposes
External Bus Interface
Timings
Simple read and write access cycles are explained in detail where read access can be
done through two modes as follows:
•
The standard read protocol.
•
The early read protocol, which increases the EBI performance for read access.
The EBI can automatically insert wait states during the external access cycles. These
wait states are applied within the actual access cycle.
Data float wait states can also be inserted and applied in between cycles. The data float
wait states depend strongly on the previous and next access contingent upon whether
the state is a write or read cycle (early or standard) and if it is on the same chip select.
These conditions are detailed in the pages that follow.
Read Access
Standard Read Protocol
Standard read protocol (default read mode) implements a read cycle in which NRD/NOE
is active during the second half of the read cycle.
The first half of the read cycle allows time to ensure completion of the previous access
as well as address and NCS output before the read cycle begins.
During a standard read protocol external memory access, NCS is set low and ADDR is
valid at the beginning of the access while NRD/NOE goes low only in the second half of
the read cycle to avoid bus conflict.
Figure 16. Standard Read Address
EBI
A[21:1]
NRD
NWR0
D[15:0]
16-bit RAM
External Memory
NCS
D[15:0]
A[20:0]
NOE
NCE
NLB
NUB
NWE
Address Valid
Address
NCS
NOE/NRD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com