Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PSD4235G2-12UT Datasheet(PDF) 28 Page - STMicroelectronics

Part # PSD4235G2-12UT
Description  Flash in-system programmable (ISP) peripherals for 16-bit MCUs (3.3 V supply)
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD4235G2-12UT Datasheet(HTML) 28 Page - STMicroelectronics

Back Button PSD4235G2-12UT Datasheet HTML 24Page - STMicroelectronics PSD4235G2-12UT Datasheet HTML 25Page - STMicroelectronics PSD4235G2-12UT Datasheet HTML 26Page - STMicroelectronics PSD4235G2-12UT Datasheet HTML 27Page - STMicroelectronics PSD4235G2-12UT Datasheet HTML 28Page - STMicroelectronics PSD4235G2-12UT Datasheet HTML 29Page - STMicroelectronics PSD4235G2-12UT Datasheet HTML 30Page - STMicroelectronics PSD4235G2-12UT Datasheet HTML 31Page - STMicroelectronics PSD4235G2-12UT Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 124 page
background image
Register bit definition
PSD4235G2V
28/124
APD Enable:
0: Automatic Power-down (APD) is disabled.
1: Automatic Power-down (APD) is enabled.
PLD Turbo:
0: PLD Turbo is on.
1: PLD Turbo is off, saving power.
PLD Array CLK:
0: CLKIN to the PLD AND array is connected. Every CLKIN change powers up the PLD
when Turbo bit is off.
1: CLKIN to the PLD AND array is disconnected, saving power.
PLD MCells CLK:
0: CLKIN to the PLD macrocells is connected.
1: CLKIN to the PLD macrocells is disconnected, saving power.
5.16
PMMR2 register
For bit 4, bit 3, bit 2: See Table 33 for the signals that are blocked on pins CNTL0-CNTL2.
PLD Array Addr:
0: Address A7-A0 are connected to the PLD array.
1 Address A7-A0 are blocked from the PLD array, saving power.
Note:
In XA mode, A3-A0 come from PF3-PF0, and A7-A4 come from ADIO7-ADIO4).
PLD Array CNTL2:
0: CNTL2 input to the PLD AND array is connected.
1: CNTL2 input to the PLD AND array is disconnected, saving power.
PLD Array CNTL1
0: CNTL1 input to the PLD AND array is connected.
1: CNTL1 input to the PLD AND array is disconnected, saving power.
PLD Array CNTL0
0: CNTL0 input to the PLD AND array is connected.
1: CNTL0 input to the PLD AND array is disconnected, saving power.
PLD Array ALE
0: ALE input to the PLD AND array is connected.
1: ALE input to the PLD AND array is disconnected, saving power.
Table 23.
PMMR2 register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
not used
(set to ’0’)
PLD
Array
WRH
PLD
Array ALE
PLD Array
CNTL2
PLD Array
CNTL1
PLD Array
CNTL0
not used
(set to ’0’)
PLD
Array Addr



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com