Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MPF7100BVBA2ES Datasheet(PDF) 22 Page - NXP Semiconductors

Part # MPF7100BVBA2ES
Description  7-channel power management integrated circuit for high performance applications
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPF7100BVBA2ES Datasheet(HTML) 22 Page - NXP Semiconductors

Back Button MPF7100BVBA2ES Datasheet HTML 18Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 19Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 20Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 21Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 22Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 23Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 24Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 25Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 26Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 125 page
background image
NXP Semiconductors
PF7100
7-channel power management integrated circuit for high performance applications
PF7100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 9 March 2021
22 / 125
Table 15. VIN_OVLO specifications
Symbol
Parameter
Min
Typ
Max
Unit
VIN_OVLO
VIN overvoltage lockout rising
[1] 5.6
5.8
6.0
V
VIN_OVLO_HYS
VIN overvoltage lockout hysteresis
[1] —
—
100
mV
[1]
Operating the device above the maximum VIN = 5.5 V for extended period of time may degrade and cause permanent
damage to the device.
14.3 IC startup timing with PWRON pulled up
The PF7100 features a fast internal core power up sequence to fulfill system power
up timings of 5.0 ms or less, from power application until MCU is out of reset. Such
requirement needs a maximum ramp up time of 1.5 ms for VIN to cross the UVDET
threshold in the rising edge.
A maximum core biasing time of 1.5 ms from VIN crossing to UVDET until the beginning
of the power up sequence is ensured to allow up to 1.5 ms time frame for the voltage
regulators power up sequence.
Timing for the external regulators to start up is programmed by default in the OTP fuses.
The 5.0 ms power up timing requirement is only applicable when the PWRON pin
operates in level sensitive mode OTP_PWRON_MODE = 0, however turn on timing is
expected to be the same for both level, or edge sensitive modes after the power on event
is present.
In applications using the VSNVSx regulator, if VSNVSx is required to reach regulation
before system regulators come up, the system should use the SEQ[7:0] bits to delay the
system regulators to allow enough time for VSNVSx to reach regulation before the power
up sequence is started.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com