 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MPF7100BVBA2ES Datasheet(PDF) 94 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPF7100BVBA2ES Datasheet(HTML) 94 Page - NXP Semiconductors |
|
|
94 / 125 page  NXP Semiconductors PF7100 7-channel power management integrated circuit for high performance applications PF7100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 4 — 9 March 2021 94 / 125 Each time a WD event occurs, the WD_EVENT_CNT[3:0] nibble is incremented. To prevent continuous failures, if the WD_EVENT_CNT[3:0] = WD_MAX_CNT[3:0] the state machine proceeds to the fail-safe transition. The MCU is expected to clear the WD_EVENT_CNT[3:0] when it is able to do so in order to keep proper operation. Upon power up, the WD_MAX_CNT[3:0] is loaded with the values on the OTP_WD_MAX_CNT[3:0] bits. Every time the device passes through the Off states, the WD_EVENT_CNT[3:0] is reset to 0x00, to ensure that the counter has a fresh start after a device power down. WD_EVENT_CNT reset by Fail-safe Transition WD_EVENT_CNT reset by MCU aaa-028075 WD_EVENT_CNT WD EVENT WD EVENT WD EVENT WD EVENT WD EVENT WD EVENT FAIL-SAFE TRANSITION n = WD_MAX _CNT 5 4 3 2 1 0 Figure 39. Watchdog event counter 16 I2C register map The PF7100 provides a complete set of registers for control and diagnostics of the PMIC operation. The configuration of the device is done at two different levels. At first level, the OTP Mirror registers provide the default hardware and software configuration for the PMIC upon power up. These are one-time programmable and should be defined during the system development phase, and are not meant to be modified during the application. See Section 17 "OTP/TBB and hardwire default configurations" for more details on the OTP configuration feature. At a second level, the PF7100 provides a set of functional registers intended for system configuration and diagnostics during the system operation. These registers are accessible during the system-on states and can be modified at any time by the System Control Unit. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
