Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MPF7100BVBA2ES Datasheet(PDF) 76 Page - NXP Semiconductors

Part # MPF7100BVBA2ES
Description  7-channel power management integrated circuit for high performance applications
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPF7100BVBA2ES Datasheet(HTML) 76 Page - NXP Semiconductors

Back Button MPF7100BVBA2ES Datasheet HTML 72Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 73Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 74Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 75Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 76Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 77Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 78Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 79Page - NXP Semiconductors MPF7100BVBA2ES Datasheet HTML 80Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 125 page
background image
NXP Semiconductors
PF7100
7-channel power management integrated circuit for high performance applications
PF7100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 9 March 2021
76 / 125
• LDO1 and LDO2
A programmable UV threshold is selected via the OTP_SWxUV_TH[1:0] and
OTP_LDOxUV_TH[1:0] bits. UV threshold selection represents a percentage of the
nominal voltage programmed on each regulator.
Table 62. UV threshold configuration register
OTP_SWxUV_TH[1:0]
OTP_LDOxUV_TH[1:0]
UV threshold level
00
95 %
01
93 %
10
91 %
11
89 %
A programmable OV threshold is selected via the OTP_SWxOV_TH[1:0] and
OTP_LDOxOV_TH[1:0] bits. OV threshold selection represents a percentage of the
nominal voltage programmed on each regulator.
Table 63. OV threshold configuration register
OTP_SWxOV_TH
OTP_LDOxOV_TH
OV threshold level
00
105 %
01
107 %
10
109 %
11
111 %
Two functional bits are provided to program the UV debounce time for all the voltage
regulators.
Table 64. UV debounce timer configuration
UV_DB[1:0]
UV debounce time
00
5 µs
01
15 µs
10
25 µs
11
40 µs
The default value of the UV_DB[1:0] upon a full register reset is 0b10.
Two functional bits to program the OV debounce time for all the voltage regulators.
Table 65. OV debounce timer configuration
OV_DB[1:0]
OV debounce time
00
30 µs
01
50 µs
10
80 µs
11
125 µs
The default value of the OV_DB[1:0] upon a full register reset is 0b00.
The VMON_EN bits enable or disable the OV/UV monitor for each one of the external
regulators (SWxVMON_EN, LDOxVMON_EN).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com