 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MPF7100BVBA2ES Datasheet(PDF) 41 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPF7100BVBA2ES Datasheet(HTML) 41 Page - NXP Semiconductors |
|
|
41 / 125 page  NXP Semiconductors PF7100 7-channel power management integrated circuit for high performance applications PF7100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 4 — 9 March 2021 41 / 125 Register name BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 SW ILIM SENSE — SW5_ILIM_S — — SW4_ILIM_S SW3_ILIM_S SW2_ILIM_S SW1_ILIM_S LDO ILIM INT — — — — — — LDO2_ILIM_I LDO1_ILIM_I LDO ILIM MASK — — — — — — LDO2_ILIM_M LDO1_ILIM_M LDO ILIM SENSE — — — — — — LDO2_ILIM_S LDO1_ILIM_S SW UV INT — SW5_UV_I — — SW4_UV_I SW3_UV_I SW2_UV_I SW1_UV_I SW UV MASK — SW5_UV_M — — SW4_UV_M SW3_UV_M SW2_UV_M SW1_UV_M SW UV SENSE — SW5_UV_S — — SW4_UV_S SW3_UV_S SW2_UV_S SW1_UV_S SW OV INT — SW5_OV_I — — SW4_OV_I SW3_OV_I SW2_OV_I SW1_OV_I SW OV MASK — SW5_OV_M — — SW4_OV_M SW3_OV_M SW2_OV_M SW1_OV_M SW OV SENSE — SW5_OV_S — — SW4_OV_S SW3_OV_S SW2_OV_S SW1_OV_S LDO UV INT — — — — — — LDO2_UV_I LDO1_UV_I LDO UV MASK — — — — — — LDO2_UV_M LDO1_UV_M LDO UV SENSE — — — — — — LDO2_UV_S LDO1_UV_S LDO OV INT — — — — — — LDO2_OV_I LDO1_OV_I LDO OV MASK — — — — — — LDO2_OV_M LDO1_OV_M LDO OV SENSE — — — — — — LDO2_OV_S LDO1_OV_S PWRON INT BGMON_I PWRON_8S_I PWRON_4S_I PRON_3S_I PWRON_2S_I PWRON_1S_I PWRON_REL_I PWRON_PUSH_I PWRON MASK BGMON_M PWRON_8S_M PWRON_4S_M PRON_3S_M PWRON_2S_M PWRON_1S_M PWRON_REL_M PWRON_PUSH_M PWRON SENSE BGMON_S — — — — — — PWRON_S SYS INT EWARN_I PWRON_I OV_I UV_I ILIM_I MODE_I STATUS2_I STATUS1_I 14.9 I/O interface pins The PF7100 PMIC is fully programmable via the I2C interface. Additional communication between MCU, PF7100, and other companion PMIC is provided by direct logic interfacing including INTB, RESETBMCU, PGOOD, among other pins. aaa-028062 VIN/ VDDIO VDDIO VDDIO i.MX8 MCU PMIC1 PMIC2 VDDIO VDDIO VIN/ VDDIO VDDIO VDDIO XINTB XFAILB XFAILB XINTB V1P5A Figure 18. I/O interface diagram Table 28. I/O electrical specifications Symbol Parameter Min Typ Max Unit PWRON_ VIL PWRON low input voltage — — 0.4 V |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
