| Electronic Components Datasheet Search |
|
S32K311NHT0MPAST Datasheet(PDF) 116 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
S32K311NHT0MPAST Datasheet(HTML) 116 Page - NXP Semiconductors |
|
116 / 143 page ![]() 12.10.2 uSDHC DDR electrical specifications The following table describes the uSDHC electrical characteristics. Measurements are with maximum output load of 25pF, input transition of 1ns (20%/80%) and pad configured with DSE = 1'b1 and SRE = 1'b0. I/O operating voltage ranges from 2.97 V to 3.63 V. Valid pin combinations to be referred from K3xx*_Use sheet in IOmux. Data transitions measured at 25%/62.5% at 3.3V for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply. Table 63. uSDHC DDR electrical specifications Symbol Description Min Typ Max Unit Condition Spec Number fpp Clock frequency (eMMC4.4/4.41 DDR) 1 — — 50 MHz Medium/Fast pad SD1 tWL Clock low time 6 — — ns Medium/Fast pad — tWH Clock high time 6 — — ns Medium/Fast pad — tTLH Clock rise time 1,2 — — 4 ns Medium/Fast pad — tTHL Clock fall time 1,2 — — 4 ns Medium/Fast pad — tOD SDHC output delay (output valid) 1 2.7 — 6.53 ns SDHC_CLK to SDHC_ DAT SD2 tOD SDHC output delay (output valid) 1 -5.6 — 2.6 ns SDHC_CLK to SDHC_ CMD SD6 (See SDR figure) tISU SDHC Input setup time 1.6 — — ns SDHC_DAT to SDHC_ CLK SD3 tISU SDHC Input setup time 4.8 — — ns SDHC_CMD to SDHC_ CLK SD7 (See SDR figure) tIH SDHC Input hold time 1.5 — — ns SDHC_CLK to SDHC_ DAT SD4 tIH SDHC Input hold time 1.5 — — ns SDHC_CLK to SDHC_ CMD SD8 (See SDR figure) 1. Output timing valid for maximum external load CL = 25pF, which is assumed to be a 10pF load at the end of a 50Ohm, un-terminated, 3.5 inch microstrip trace on standard FR4 (1.5pF/inch), (25pF total with margin). 2. The SDHC_CLK rise/fall time specification applies to the input clock transition required in order to meet the output delay specifications. SDHC_CLK output transition time is dependent on output load and GPIO pad drive strength. See the GPIO pad specifications for detail. NXP Semiconductors Communication interfaces S32K3xx Data Sheet, Rev. 9.1, 03/2024 Data Sheet: Technical Data Preliminary Information for S32K388 116 / 143 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |