Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MPF7100BVMA2ES Datasheet(PDF) 35 Page - NXP Semiconductors

Part # MPF7100BVMA2ES
Description  7-channel power management integrated circuit for high performance applications
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPF7100BVMA2ES Datasheet(HTML) 35 Page - NXP Semiconductors

Back Button MPF7100BVMA2ES Datasheet HTML 31Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 32Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 33Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 34Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 35Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 36Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 37Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 38Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 125 page
background image
NXP Semiconductors
PF7100
7-channel power management integrated circuit for high performance applications
PF7100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 9 March 2021
35 / 125
When a regulator experiences a fault event, a fault timer is started. While this timer
is in progress, the expectation is that the processor takes actions to clear the fault.
For example, it could reduce its load in the event of a current limit fault, or turn off the
regulator in the event of an overvoltage fault.
If the fault clears before the timer expires, the state machine resumes the normal
operation, and the fault timer gets reset. If the fault does not clear before the timer
expires, a power down sequence is initiated to turn off the voltage regulators.
The default value of the fault timer is set by the OTP_TIMER_FAULT[3:0], however the
duration of the fault timer can be changed during the system-on states by modifying the
TIMER_FAULT[3:0] bits in the I2C registers.
Table 25. Fault timer register configuration
OTP bits
OTP_TIMER_FAULT [3:0]
Functional bits
TIMER_FAULT [3:0]
Timer value
(ms)
0000
0000
1
0001
0001
2
0010
0010
4
0011
0011
8
0100
0100
16
0101
0101
32
0110
0110
64
0111
0111
128
1000
1000
256
1001
1001
512
1010
1010
1024
1011
1011
2056
1100
1100
Reserved
1101
1101
Reserved
1110
1110
Reserved
1111
1111
Disabled
Each voltage regulator has a dedicated I2C bit that is used to bypass the fault detection
mechanism for each specific fault.
SWx_ILIM_BYPASS / LDOx_ILIM_BYPASS
• 0 = ILIM protection enabled
• 1 = ILIM fault bypassed
SWx_OV_BYPASS / LDOx_OV_BYPASS
• 0 = OV protection enabled
• 1 = OV fault bypassed
SWx_UV_BYPASS / LDOx_UV_BYPASS
• 0 = UV protection enabled
• 1 = UV fault bypassed



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com