Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

MPF7100BVMA2ES Datasheet(PDF) 52 Page - NXP Semiconductors

Part # MPF7100BVMA2ES
Description  7-channel power management integrated circuit for high performance applications
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPF7100BVMA2ES Datasheet(HTML) 52 Page - NXP Semiconductors

Back Button MPF7100BVMA2ES Datasheet HTML 48Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 49Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 50Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 51Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 52Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 53Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 54Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 55Page - NXP Semiconductors MPF7100BVMA2ES Datasheet HTML 56Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 125 page
background image
NXP Semiconductors
PF7100
7-channel power management integrated circuit for high performance applications
PF7100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 9 March 2021
52 / 125
aaa-029212
100 µs
PWRON
FAULT EVENT
EWARN
MASTER
PMIC
SLAVE
PMIC
XFAILB
POWER DOWN
signal
POWER DOWN
sequence
POWER UP
sequence
EWARN
XFAILB
POWER DOWN
signal
POWER DOWN
sequence
POWER UP
sequence
20 µs
20 µs
pin externally pulled down
dual PMIC interaction
(fault on master PMIC)
slave ready to start power
up sequence (waiting)
XFAILB
debounced
power up sequence is started
until both XFAILB are pulled high
Figure 21. Behavior during an external XFAILB event
aaa-029213
MASTER
PMIC
SLAVE
PMIC
PWRON
POWER UP
sequence
POWER DOWN
signal
RESETBMCU
XFAILB
POWER UP
sequence
POWER DOWN
signal
2 ms
slave ready to start pwer up
sequence (waiting)
pin externally
pulled down
XFAILB during power up
sequence
power up sequence is restarted
until both XFAILB are pulled high
XFAILB
Figure 22. External XFAILB event during a power up sequence
14.9.14 SDA and SCL (I2C bus)
Communication with the PF7100 is done through I2C and it supports high-speed
operation mode with up to 3.4 MHz operation. SDA and SCL are pulled up to VDDIO with
1.5 kΩ resistor if 3.4 MHz I2C speed is required.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com