MPF7100BVMA2ES datasheet(56/125 Pages) NXP

56 / 125 page

NXP Semiconductors

PF7100

7-channel power management integrated circuit for high performance applications

PF7100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 9 March 2021

56 / 125

No external DC loading is allowed on V1P5A and V1P5D. V1P5D is kept powered

as long as there is a valid supply and it may be used as a reference voltage for the

VDDOTP and TBBEN pins during system power on.

A second band gap is provided as the reference for all the monitoring circuits. This

architecture allows the PF7100 to provide a reliable way to detect not only single point,

but also latent faults, in order to meet the metrics required by an ASIL B level application.

Table 37. Internal supplies electrical characteristics

Symbol

Parameter

Min

Typ

Max

Unit

V1P5D

V1P5D output voltage

1.50

1.60

1.65

C1P5D

V1P5D output capacitor

—

1.0

—

µF

V1P5A

V1P5A output voltage

1.50

1.60

1.65

C1P5A

V1P5A output capacitor

—

1.0

—

µF

15.2 VSNVS LDOs

VSNVS1 and VSNVS2 are 10 mA LDOs provided to power the RTC domain in the

processor. In systems using the i.MX8 processors, they power the VDD_SNVS_IN

domain of the MCU.

VSNVS1 and VSNVS2 remain disabled until VIN > UVDET as well as the VSNVS1 and

VSNVS2 get loaded with the OTP fuse configuration.

When VIN is applied, VSNVS1 and VSNVS2 are initially disabled and they are only

enabled to theirs regulation point after OTP fuses are loaded.

• When VIN is rising and VIN > UVDET, VSNVS1 and VSNVS2 are powered by VIN.

If the configured output voltage is higher than the input source, VSNVS1 operates in

dropout mode to track the input voltage.

The following table shows the expected operation of the VSNVS1 block for different

voltage settings and different input voltage conditions. VSNVS2 block always works at

regulation mode.

Table 38. VSNVS1 operation description

OTP_VSNVS1VOLT[1:0]

VSNVS1 output voltage (V)

VIN

Expected VSNVS output

Disabled

Do not care

VSNVS1 is disabled on OTP

1.8

> UVDET rising

Regulate to 1.8 V from VIN

3.0

> UVDET rising

Regulate to 3.0 V from VIN or

track VIN in dropout mode

3.3

> UVDET rising

Regulate to 3.3 V from VIN or

track VIN in dropout mode

MPF7100BVMA2ES Datasheet(PDF) 56 Page - NXP Semiconductors

MPF7100BVMA2ES Datasheet(HTML) 56 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL