Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PIC16F7X7 Datasheet(PDF) 28 Page - Microchip Technology

Part # PIC16F7X7
Description  28/40/44-Pin, 8-Bit CMOS Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
PDF  276 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F7X7 Datasheet(HTML) 28 Page - Microchip Technology

Back Button PIC16F7X7 Datasheet HTML 24Page - Microchip Technology PIC16F7X7 Datasheet HTML 25Page - Microchip Technology PIC16F7X7 Datasheet HTML 26Page - Microchip Technology PIC16F7X7 Datasheet HTML 27Page - Microchip Technology PIC16F7X7 Datasheet HTML 28Page - Microchip Technology PIC16F7X7 Datasheet HTML 29Page - Microchip Technology PIC16F7X7 Datasheet HTML 30Page - Microchip Technology PIC16F7X7 Datasheet HTML 31Page - Microchip Technology PIC16F7X7 Datasheet HTML 32Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 276 page
background image
PIC16F7X7
DS30498C-page 26
 2004 Microchip Technology Inc.
2.2.2.6
PIE2 Register
The PIE2 register contains the individual enable bits for
the CCP2 and CCP3 peripheral interrupts.
REGISTER 2-6:
PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2 (ADDRESS 8Dh)
R/W-0
R/W-0
R/W-0
U-0
R/W-0
U-0
R/W-0
R/W-0
OSFIE
CMIE
LVDIE
—BCLIE
—
CCP3IE
CCP2IE
bit 7
bit 0
bit 7
OSFIE: Oscillator Fail Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 6
CMIE: Comparator Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 5
LVDIE: Low-Voltage Detect Interrupt Enable bit
1
= LVD interrupt is enabled
0
= LVD interrupt is disabled
bit 4
Unimplemented: Read as ‘0’
bit 3
BCLIE: Bus Collision Interrupt Enable bit
1
= Enable bus collision interrupt in the SSP when configured for I2C Master mode
0
= Disable bus collision interrupt in the SSP when configured for I2C Master mode
bit 2
Unimplemented: Read as ‘0’
bit 1
CCP3IE: CCP3 Interrupt Enable bit
1
= Enables the CCP3 interrupt
0
= Disables the CCP3 interrupt
bit 0
CCP2IE: CCP2 Interrupt Enable bit
1
= Enables the CCP2 interrupt
0
= Disables the CCP2 interrupt
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com