Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LMP90100MHE/NOPB Datasheet(PDF) 61 Page - Texas Instruments

Click here to check the latest version.
Part # LMP90100MHE/NOPB
Description  LMP90100/LMP90099/LMP90098/LMP90097 Sensor AFE System: Multi-Channel, Low Power 24-Bit Sensor AFE with True Continuous Background Calibration
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LMP90100MHE/NOPB Datasheet(HTML) 61 Page - Texas Instruments

Back Button LMP90100MHE/NOPB Datasheet HTML 57Page - Texas Instruments LMP90100MHE/NOPB Datasheet HTML 58Page - Texas Instruments LMP90100MHE/NOPB Datasheet HTML 59Page - Texas Instruments LMP90100MHE/NOPB Datasheet HTML 60Page - Texas Instruments LMP90100MHE/NOPB Datasheet HTML 61Page - Texas Instruments LMP90100MHE/NOPB Datasheet HTML 62Page - Texas Instruments LMP90100MHE/NOPB Datasheet HTML 63Page - Texas Instruments LMP90100MHE/NOPB Datasheet HTML 64Page - Texas Instruments LMP90100MHE/NOPB Datasheet HTML 65Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 69 page
background image
LMP90100
www.ti.com
SNAS510P – JANUARY 2011 – REVISED MARCH 2013
Table 31. DATA_ONLY_2: Data Only Read Control 2 (Address 0x0A)
Bit
Bit Symbol
Bit Description
[7:3]
Reserved
-
[2:0]
Number of bytes to be read out in Data Only mode. A value of 0x0 means read one byte and 0x7
means read 8 bytes.
DATA_ONLY_SZ
Default: 0x2
Table 32. SPI_DRDYBCN: SPI Data Ready Bar Control (Address 0x11)
Bit
Bit Symbol
Bit Description
Enable DRDYB on D6
7
SPI_DRDYB_D6
0 (default): D6 is a GPIO
1: D6 = drdyb signal
6
Reserved
-
CRC Reset
5
CRC_RST
0 (default): Enable CRC reset on DRDYB deassertion
1: Disbale CRC reset on DRDYB deassertion
4
Reserved
-
Gain background calibration
0 (default): Correct FGA gain error. This is useful only if the device is operating in BgcalMode2
3
FGA_BGCAL
and ScanMode2 or ScanMode3.
1: Correct FGA gain error using the last known coefficients.
[2:0]
Reserved
Default - 0x3 (do not change this value)
Table 33. SPI_CRC_CN: CRC Control (Address 0x13)
Bit
Bit Symbol
Bit Description
[7:5]
Reserved
-
Enable CRC
4
EN_CRC
0 (default): Disable CRC
1: Enable CRC
3
Reserved
Default - 0x0 (do not change this value)
DRDYB After CRC
2
DRDYB_AFT_CRC
0 (default): DRDYB is deasserted (active high) after ADC_DOUTL is read.
1: DRDYB is deasserted after SPI_CRC_DAT (which follows ADC_DOUTL), is read.
[1:0]
Reserved
-
Table 34. SPI_CRC_DAT: CRC Data (Address 0x1D)
Bit
Bit Symbol
Bit Description
CRC Data
When written, this register reset CRC:
[7:0]
CRC_DAT
Any Value: Reset CRC
When read, this register indicates the CRC data.
GPIO REGISTERS
Table 35. GPIO_DIRCN: GPIO Direction (Address 0x0E)
Bit
Bit Symbol
Bit Description
7
Reserved
-
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
61
Product Folder Links: LMP90100



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com