Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC16F7X7 Datasheet(PDF) 236 Page - Microchip Technology

Part # PIC16F7X7
Description  28/40/44-Pin, 8-Bit CMOS Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
PDF  276 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F7X7 Datasheet(HTML) 236 Page - Microchip Technology

Back Button PIC16F7X7 Datasheet HTML 232Page - Microchip Technology PIC16F7X7 Datasheet HTML 233Page - Microchip Technology PIC16F7X7 Datasheet HTML 234Page - Microchip Technology PIC16F7X7 Datasheet HTML 235Page - Microchip Technology PIC16F7X7 Datasheet HTML 236Page - Microchip Technology PIC16F7X7 Datasheet HTML 237Page - Microchip Technology PIC16F7X7 Datasheet HTML 238Page - Microchip Technology PIC16F7X7 Datasheet HTML 239Page - Microchip Technology PIC16F7X7 Datasheet HTML 240Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 236 / 276 page
background image
PIC16F7X7
DS30498C-page 234
 2004 Microchip Technology Inc.
FIGURE 18-18:
AUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING
TABLE 18-13: AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS
FIGURE 18-19:
AUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING
TABLE 18-14: AUSART SYNCHRONOUS RECEIVE REQUIREMENTS
Note: Refer to Figure 18-4 for load conditions.
121
121
122
RC6/TX/CK
RC7/RX/DT
pin
pin
120
Param
No.
Symbol
Characteristic
Min
Typ†
Max
Units Conditions
120
TCKH2DTV SYNC XMIT (MASTER & SLAVE)
Clock High to Data Out Valid
PIC16F7X7
80
ns
PIC16LF7X7
100
ns
121
TCKRF
Clock Out Rise Time and Fall Time
(Master mode)
PIC16F7X7
45
ns
PIC16LF7X7
50
ns
122
TDTRF
Data Out Rise Time and Fall Time
PIC16F7X7
45
ns
PIC16LF7X7
50
ns
† Data in “Typ” column is at 5V, 25
°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note: Refer to Figure 18-4 for load conditions.
125
126
RC6/TX/CK
RC7/RX/DT
pin
pin
Param
No.
Symbol
Characteristic
Min
Typ†
Max
Units
Conditions
125
TDTV2CKL
SYNC RCV (MASTER & SLAVE)
Data Setup before CK
↓ (DT setup time)
15
ns
126
TCKL2DTL
Data Hold after CK
↓ (DT hold time)
15
ns
† Data in “Typ” column is at 5V, 25
°C unless otherwise stated. These parameters are for design guidance
only and are not tested.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com