Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

XC2230L Datasheet(PDF) 101 Page - Infineon Technologies AG

Part # XC2230L
Description  16/32-Bit Single-Chip Microcontroller
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

XC2230L Datasheet(HTML) 101 Page - Infineon Technologies AG

Back Button XC2230L Datasheet HTML 97Page - Infineon Technologies AG XC2230L Datasheet HTML 98Page - Infineon Technologies AG XC2230L Datasheet HTML 99Page - Infineon Technologies AG XC2230L Datasheet HTML 100Page - Infineon Technologies AG XC2230L Datasheet HTML 101Page - Infineon Technologies AG XC2230L Datasheet HTML 102Page - Infineon Technologies AG XC2230L Datasheet HTML 103Page - Infineon Technologies AG XC2230L Datasheet HTML 104Page - Infineon Technologies AG XC2230L Datasheet HTML 105Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 112 page
background image
XC2230L, XC2234L
XC2000 Family / Econo Line
Electrical Parameters
Data Sheet
97
V1.3, 2015-02
4.7.6
Debug Interface Timing
The debugger can communicate with the XC223[04]L via 1-pin SPD interface, via the 2-
pin DAP interface or via the standard JTAG interface.
Debug via DAP
The following parameters are applicable for communication through the DAP debug
interface.
Note: These parameters are not subject to production test but verified by design and/or
characterization.
Note: Operating Conditions apply.
Table 36 is valid under the following conditions:
C
L= 20 pF; voltage_range= upper
Table 36
DAP Interface Timing for Upper Voltage Range
Parameter
Symbol
Values
Unit
Note /
Test Condition
Min.
Typ.
Max.
DAP0 clock period
t
11 SR
100
1)
1) The debug interface cannot operate faster than the overall system, therefore
t
11 ≥ tSYS.
−−
ns
DAP0 high time
t
12 SR
8
−−
ns
DAP0 low time
t
13 SR
8
−−
ns
DAP0 clock rise time
t
14 SR
−−
4ns
DAP0 clock fall time
t
15 SR
−−
4ns
DAP1 setup to DAP0
rising edge
t
16 SR
6
−−
ns
pad_type= stan
dard
DAP1 hold after DAP0
rising edge
t
17 SR
6
−−
ns
pad_type= stan
dard
DAP1 valid per DAP0
clock period
2)
2) The Host has to find a suitable sampling point by analyzing the sync telegram response.
t
19 CC
92
95
−
ns
pad_type= stan
dard



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com