PIC24FJ256DA206 datasheet(44/408 Pages) MICROCHIP

44 / 408 page

PIC24FJ256DA210 FAMILY

DS39969B-page 44

 2010 Microchip Technology Inc.

3.3.2

DIVIDER

The divide block supports signed and unsigned integer

divide operations with the following data sizes:

32-bit signed/16-bit signed divide

32-bit unsigned/16-bit unsigned divide

16-bit signed/16-bit signed divide

16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0

and the remainder in W1. 16-bit signed and unsigned

DIV

instructions can specify any W register for both the

16-bit divisor (Wn), and any W register (aligned) pair

(W(m + 1):Wm) for the 32-bit dividend. The divide algo-

rithm takes one cycle per bit of divisor, so both

32-bit/16-bit and 16-bit/16-bit instructions take the

same number of cycles to execute.

3.3.3

MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and

single-cycle, multi-bit arithmetic and logic shifts.

Multi-bit shifts are implemented using a shifter block,

capable of performing up to a 15-bit arithmetic right

shift, or up to a 15-bit left shift, in a single cycle. All

multi-bit shift instructions only support Register Direct

Addressing for both the operand source and result

destination.

A full summary of instructions that use the shift

operation is provided in Table 3-2.

TABLE 3-2:

INSTRUCTIONS THAT USE THE SINGLE BIT AND MULTI-BIT SHIFT OPERATION

Instruction

Description

ASR

Arithmetic shift right source register by one or more bits.

Shift left source register by one or more bits.

LSR

Logical shift right source register by one or more bits.

PIC24FJ256DA206 Datasheet(PDF) 44 Page - Microchip Technology