PIC24FJ256DA206 datasheet(90/408 Pages) MICROCHIP

90 / 408 page

PIC24FJ256DA210 FAMILY

DS39969B-page 90

 2010 Microchip Technology Inc.

6.1

Special Function Register Reset

States

Most of the Special Function Registers (SFRs) associ-

ated with the PIC24F CPU and peripherals are reset to a

particular value at a device Reset. The SFRs are

grouped by their peripheral or CPU function and their

Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the

type of Reset, with the exception of four registers. The

Reset value for the Reset Control register, RCON, will

depend on the type of device Reset. The Reset value

for the Oscillator Control register, OSCCON, will

depend on the type of Reset and the programmed

values of the FNOSC bits in Flash Configuration

Word 2 (CW2) (see Table 6-2). The RCFGCAL and

NVMCON registers are only affected by a POR.

6.2

Device Reset Times

The Reset times for various types of device Reset are

summarized in Table 6-3. Note that the system Reset

signal, SYSRST, is released after the POR delay time

expires.

The time at which the device actually begins to execute

code will also depend on the system oscillator delays,

which include the Oscillator Start-up Timer (OST) and

the PLL lock time. The OST and PLL lock times occur

in parallel with the applicable SYSRST delay times.

The Fail-Safe Clock Monitor (FSCM) delay determines

the time at which the FSCM begins to monitor the

system clock source after the SYSRST signal is

released.

6.3

Clock Source Selection at Reset

If clock switching is enabled, the system clock source

at device Reset is chosen, as shown in Table 6-2. If

clock switching is disabled, the system clock source is

always selected according to the oscillator Configura-

tion bits. Refer to the “PIC24F Family Reference

Manual”, Section 8.0 “Oscillator Configuration” for

further details.

TABLE 6-2:

OSCILLATOR SELECTION vs.

TYPE OF RESET (CLOCK

SWITCHING ENABLED)

Reset Type

Clock Source Determinant

POR

FNOSC Configuration bits

(CW2<10:8>)

BOR

MCLR

COSC Control bits

(OSCCON<14:12>)

WDTO

SWR

PIC24FJ256DA206 Datasheet(PDF) 90 Page - Microchip Technology

PIC24FJ256DA206 Datasheet(HTML) 90 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL