SPMC68CK338CPV14 datasheet(63/133 Pages) FREESCALE

63 / 133 page

MC68CK338

MOTOROLA

MC68CK338TS/D

DDRQS determines the direction of the TXD pin only when the SCI transmitter is disabled. When the

SCI transmitter is enabled, the TXD pin is an output.

NOTES:

1. PQS2 is a digital I/O pin unless the SPI is enabled (SPE in SPCR1 set), in which case it becomes

SPI serial clock SCK.

2. PQS7 is a digital I/O pin unless the SCI transmitter is enabled (TE in SCCR1 = 1), in which case

it becomes SCI serial output TXD.

Table 38 Effect of DDRQS on QSM Pin Function

QSM Pin

Mode

DDRQS Bit

Bit State

Pin Function

MISO

Master

DDQ0

Serial data input to QSPI

Disables data input

Slave

Disables data output

Serial data output from QSPI

MOSI

Master

DDQ1

Disables data output

Serial data output from QSPI

Slave

Serial data input to QSPI

Disables data input

SCK1

Master

DDQ2

Disables clock output

Clock output from QSPI

Slave

Clock input to QSPI

Disables clock Input

PCS0/SS

Master

DDQ3

Assertion causes mode fault

Chip-select output

Slave

QSPI slave select input

Disables select input

PCS[3:1]

Master

DDQ[4:6]

Disables chip-select output

Chip-select output

Slave

Inactive

TXD2

Transmit

DDQ7

Serial data output from SCI

RXD

Receive

None

Serial data input to SCI

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

SPMC68CK338CPV14 Datasheet(PDF) 63 Page - Freescale Semiconductor, Inc

SPMC68CK338CPV14 Datasheet(HTML) 63 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL