| Electronic Components Datasheet Search |
|
SPMC68CK338CPV14 Datasheet(PDF) 92 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
SPMC68CK338CPV14 Datasheet(HTML) 92 Page - Freescale Semiconductor, Inc |
|
92 / 133 page ![]() MOTOROLA MC68CK338 92 MC68CK338TS/D IN2 — Clock Input Pin Status This read-only status bit reflects the logic state of the clock input pin. Writing to this bit has no effect, nor does reset. NOTE The clock input of MCSM2 is internally connected to I/O pin CTD27 for DASM27 and will read the state of that pin. The clock inputs of MCSM30 and MCSM31 are internally connected to I/O pin CTD5 for DASM5 and will read the state of that pin. IN1 — Modulus Load Input Pin Status This read-only status bit reflects the logic state of the modulus load input pin. Writing to this bit has no effect, nor does reset. NOTE The load input of MCSM2 is internally connected to I/O pin CTD29 for DASM29 and will read the state of that pin. The load input of MCSM30 is internally connected to I/O pin CTD4 for DASM4 and will read the state of that pin. The load input of MCSM31 is available externally on the CTM31L pin. EDGEN, EDGEP — Modulus Load Edge Sensitivity Bits These read/write control bits select the sensitivity of the edge detection circuitry on the modulus load pin CTML. Refer to Table 53. CLK[2:0] — Counter Clock Select These read/write control bits select one of six internal clock signals (PCLK[1:6]) or one of two external conditions on the external clock input pin (rising edge or falling edge). The maximum frequency of the external clock signals is fsys/4. Refer to Table 54. Table 53 Modulus Load Edge Sensitivity EDGEN EDGEP IN1 Edge Detector Sensitivity 0 0 None 0 1 Positive edge only 1 0 Negative edge only 1 1 Positive and negative edge Table 54 Counter Clock Select CLK2 CLK1 CLK0 Free-Running Counter Clock Source 000 PCLK1 (fsys ÷ 2 or fsys ÷ 3) 001 PCLK2 (fsys ÷ 4 or fsys ÷ 6) 010 PCLK3 (fsys ÷ 8 or fsys ÷ 12) 011 PCLK4 (fsys ÷ 16 or fsys ÷ 24) 100 PCLK5 (fsys ÷ 32 or fsys ÷ 48) 101 PCLK6 (fsys ÷ 64 or fsys ÷ 768) 1 1 0 External clock input, falling edge 1 1 1 External clock input, rising edge Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |