Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MFS2401AVBA0ES Datasheet(PDF) 86 Page - NXP Semiconductors

Part # MFS2401AVBA0ES
Description  Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver
PDF  151 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MFS2401AVBA0ES Datasheet(HTML) 86 Page - NXP Semiconductors

Back Button MFS2401AVBA0ES Datasheet HTML 82Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 83Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 84Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 85Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 86Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 87Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 88Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 89Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 90Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 151 page
background image
NXP Semiconductors
FS2400
Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver
Bit
Symbol
Description
POR, cleared when all COM flags are cleared
Report an IO or LDT event IOTIMG = WK2_I or WK3_I or HVIO1_I or LDT_I
0 no event
1 event occurred
3
IOG
POR, cleared when all IO and LDT flags are cleared
Report a wake-up event WUG = HVIO1_WU_I or WK2_WU_I or WK3_WU_I or CAN_WU_I or LDT_WU_I or
INT_TO_WU or WD_OFL_WU or V1_UVLP_WU or GO2NORMAL_WU or EXT_RSTB_WU
0 no event
1 wake-up event occurred
4
WUG
POR, cleared when all WU flags are cleared
Report a Physical Layer error PHYG = CAN_TSD_I or CAN_TXD_TO_I
0 no error
1 CAN error reported
5
PHYG
POR, cleared when all CAN flags are cleared
Report a safety related error WD_G = WD_NOK_I
0 no error
1 watchdog refresh error reported
6
WD_G
POR, cleared when all WD flags are cleared
Table 63. M_GEN_FLAG register bit description...continued
22.4 M_STATUS
Bit
15
14
13
12
11
10
9
8
Write
0
0
0
0
0
0
0
0
Read
V1TWARN_S
LPON_S
NORMAL_S
INIT_S
WK3_S
WK2_S
0
0
Reset
0
0
0
0
0
0
0
0
Bit
7
6
5
4
3
2
1
0
Write
0
0
0
0
0
0
0
0
Read
HVIO1_S
0
0
0
V1_MODE
V1_S
0
V3_S
Reset
0
0
0
0
0
0
0
0
Table 64. M_STATUS register bit allocation
Bit
Symbol
Description
Real-time status of V3 regulator
0 V3 is disabled
1 V3 is enabled
0
V3_S
Real-time information
Real-time status of V1 regulator
0 V1 is disabled
1 V1 is enabled
2
V1_S
Real-time information
Real-time status of the HVBUCK mode
3
V1_MODE
0 BUCK is in PWM mode
Table 65. M_STATUS register bit description
FS2400
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 4 — 23 October 2024
Document feedback
86 / 151



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com