| Electronic Components Datasheet Search |
|
MFS2401AVBA0ES Datasheet(PDF) 128 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MFS2401AVBA0ES Datasheet(HTML) 128 Page - NXP Semiconductors |
|
128 / 151 page ![]() NXP Semiconductors FS2400 Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver 24 OTP bits description 24.1 Main OTP overview Address Register name BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 0x1C OTP_ DEVICE_VER - - RSTB_ DUR_OTP ABIST_ EN_OTP CAN_ EN_OTP LDTIM_ EN_OTP LIMP0_ EN_OTP V0MON_ EN_OTP 0x1D OTP_PROG_ID PROG_IDH_OTP[3:0] PROG_IDL_OTP[3:0] 0x1E OTP_V1_CFG1 VSUP_ UVTH_OTP BUCK_SRHSON_OTP[2:0] BUCK_SRHSOFF_ OTP[1:0] BUCK_SS_OTP[1:0] 0x1F OTP_V1_CFG2 BUCK_ CLK_OTP BUCK_RCOMP_OTP[2:0] BUCK_CCOMP_OTP[1:0] - 0x20 OTP_V1_CFG3 BUCK_OC_DGLT_OTP[1:0] BUCK_SC_OTP[5:0] 0x21 OTP_V1_CFG4 - BUCK_PK_OC_PFM_OTP[2:0] BUCK_PFM_ TOFF_OTP[1:0] BUCK_PFM_TON_OTP[1:0] 0x22 OTP_V1_CFG5 CONF_OV_ V1_OTP CONF_TSD_ V1_OTP BUCK_PK_OC_PWM_OTP[2:0] BUCK_AVG_OC_PWM_OTP[2:0] 0x23 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x24 OTP_V1_CFG7 V1UVLP_ TH_OTP VV1_BUCK_ RANGE_OTP VV1_BUCK_OTP[5:0] 0x25 OTP_V1_CFG8 BUCK_LP_DVS_OTP[1:0] VV1_LP_BUCK_OTP[5:0] 0x26 OTP_V3_CFG - - CONF_OV_ V3_OTP CONF_TSD_ V3_OTP - VV3_OTP V3_SLOT_OTP[1:0] 0x27 OTP_HVIO_ CFG1 HVIO1PUPD_OTP[1:0] WK2PUPD_OTP[1:0] WK3PUPD_OTP[1:0] HVIO1PUPD_OTP[1:0] 0x28 OTP_HVIO_ CFG2 HVIO1_OUT_ EN_OTP HVIO1_OUT_ DFLT_OTP HVIO1_SLOT_ POL_OTP HVIO1_PU_ SEL_OTP - - - - 0x29 OTP_MAIN_ SYS_CFG VBOS2 V1_SW _LP_EN_OTP MOD_ CONF_OTP MOD_EN_OTP SLOT_ BYP_OTP - CRC_ DIS_OTP CRC_DBG_ DIS_OTP CRC_ INV_OTP Table 148. Main OTP overview 24.2 Main OTP bits description Address Register Name Bit Group Name Description Hexadecimal Value Settings 0x00 Default 0x00 10 ms RSTB_DUR_OTP Configure RSTB pulse duration 0x01 1 ms 0x00 Default 0x00 ABIST checks are disabled ABIST_EN_OTP Enable ABIST checks 0x01 ABIST checks are enabled 0x00 Default 0x00 CAN is disabled CAN_EN_OTP Enable the CAN physical layer 0x01 CAN is enabled 0x00 Default 0x00 LDT is disabled LDTIM_EN_OTP Enable the Long Duration Timer 0x01 LDT is enabled Enable LIMP0 safety output 0x00 Default 0x00 LIMP0 is disabled LIMP0_EN_OTP 0x01 LIMP0 is enabled 0x00 Default 0x00 VMON_EXT pin is disabled 0x1C OTP_DEVICE_ VER V0MON_EN_OTP Enable VMON_EXT pin for V0MON monitoring 0x01 VMON_EXT pin is enabled Table 149. Main OTP bits description FS2400 All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 4 — 23 October 2024 Document feedback 128 / 151 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |