| Electronic Components Datasheet Search |
|
AS4C64M32MD2-25BCN Datasheet(PDF) 51 Page - Alliance Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
AS4C64M32MD2-25BCN Datasheet(HTML) 51 Page - Alliance Semiconductor Corporation |
|
51 / 129 page ![]() Table 11 – Example of Bank and Segment Masking use in LPDDR2-S4 devices Segment Mask (MR17) Bank 0 Bank 1 Bank 2 Bank 3 Bank 4 Bank 5 Bank 6 Bank 7 Bank Mask (MR16) 0 1 0 0 0 0 0 1 segment 0 0 M M segment 1 0 M M segment 2 1 M M M M M M M M segment 3 0 M M segment 4 0 M M segment 5 0 M M segment 6 0 M M segment 7 1 M M M M M M M M NOTE 1 This table illustrates an example of an 8-bank LPDDR2-S4 device, when a refresh operation to bank 1 and bank 7, as well as segment 7 are masked. AS4C64M32MD2-25BCN AS4C128M16MD2-25BCN Confidential - 51/129 - Rev.1.0 July 2016 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |