Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AS4C64M32MD2-25BCN Datasheet(PDF) 72 Page - Alliance Semiconductor Corporation

Part # AS4C64M32MD2-25BCN
Description  Deep Power Down Mode
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS4C64M32MD2-25BCN Datasheet(HTML) 72 Page - Alliance Semiconductor Corporation

Back Button AS4C64M32MD2-25BCN Datasheet HTML 68Page - Alliance Semiconductor Corporation AS4C64M32MD2-25BCN Datasheet HTML 69Page - Alliance Semiconductor Corporation AS4C64M32MD2-25BCN Datasheet HTML 70Page - Alliance Semiconductor Corporation AS4C64M32MD2-25BCN Datasheet HTML 71Page - Alliance Semiconductor Corporation AS4C64M32MD2-25BCN Datasheet HTML 72Page - Alliance Semiconductor Corporation AS4C64M32MD2-25BCN Datasheet HTML 73Page - Alliance Semiconductor Corporation AS4C64M32MD2-25BCN Datasheet HTML 74Page - Alliance Semiconductor Corporation AS4C64M32MD2-25BCN Datasheet HTML 75Page - Alliance Semiconductor Corporation AS4C64M32MD2-25BCN Datasheet HTML 76Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 129 page
background image
Reading
Read
Select Column, and start new read burst
Reading
10,11
Write
Select Column, and start write burst
Writing
10,11,12
BST
Read burst terminate
Active
13
Writing
Write
Select Column, and start write burst
Writing
10,11
Read
Select Column, and start read burst
Reading
10,11,14
BST
Write burst terminate
Active
13
Power on
Reset
Begin Device Auto-Initialization
Resetting
7,9
Resetting
MRR
Read Value from Mode Register
Resetting MR
Reading
NOTE 1 The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Power Down.
NOTE 2 All states and sequences not shown are illegal or reserved.
NOTE 3 Current State Definitions:
-
Idle: The bank or banks have been precharged, and tRP has been met.
-
Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accessesare in progress.
-
Reading: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
-
Writing: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
NOTE 4 The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the
other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its
current state and Table 16, and according to Table 17.
-
Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will
be in the idle state.
-
Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank
will be in the ‘Active’ state.
-
Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP
has been met. Once tRP has been met, the bank will be in the idle state.
-
Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has
been met. Once tRP is met, the bank will be in the idle state.
NOTE 5 The following states must not be interrupted by any executable command; NOP commands must be applied to each
positive clock edge during these states.
-
Refreshing (Per Bank): starts with registration of an Refresh (Per Bank) command and ends when tRFCpb is met. Once
tRFCpb is met, the bank will be in an ‘idle’ state.
-
Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once
tRFCab is met, the device will be in an ‘all banks idle’ state.
-
Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been
met, the bank will be in the Idle state.
-
Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has
been met, the bank will be in the Resetting state.
-
Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has
been met, the bank will be in the Active state.
-
MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been
met, the bank will be in the Idle state.
-
Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the
bank will be in the idle state.
NOTE 6 Bank-specific; requires that the bank is idle and no bursts are in progress.
NOTE 7 Not bank-specific; requires that all banks are idle and no bursts are in progress.
NOTE 8 Not bank-specific reset command is achieved through Mode Register Write command.
NOTE 9 This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for
precharging.
NOTE 10 A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is
enabled.
NOTE 11 The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
NOTE 12 A Write command may be applied after the completion of the Read burst; otherwise, a BST must be used to end the
Read prior to asserting a Write command.
NOTE 13 Not bank-specific. Burst Terminate (BST) command affects the most recent read/write burst started by the most recent
Read/Write command, regardless of bank.
NOTE 14 A Read command may be applied after the completion of the Write burst; otherwise, a BST must be used to end the
Write prior to asserting a Read command.
NOTE 15 If a Precharge command is issued to a bank in the Idle state, tRP shall still apply
AS4C64M32MD2-25BCN
AS4C128M16MD2-25BCN
Confidential
- 72/129 -
Rev.1.0 July 2016



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com