| Electronic Components Datasheet Search |
|
AS4C64M32MD2-25BCN Datasheet(PDF) 86 Page - Alliance Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
AS4C64M32MD2-25BCN Datasheet(HTML) 86 Page - Alliance Semiconductor Corporation |
|
86 / 129 page ![]() 7.6 Slew Rate Definitions for Single-Ended Input Signals See “CA and CS# Setup, Hold and Derating” for single-ended slew rate definitions for address and command signals. See “Data Setup, Hold and Slew Rate Derating” for single-ended slew rate definitions for data signals. 7.7 Slew Rate Definitions for Differential Input Signals Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured as shown in Table 30 and Figure 7.7. Table 30 — Differential Input Slew Rate Definition Description Measured Defined by from to Differential input slew rate for rising edge VILdiffmax VIHdiffmin [VIHdiffmin - VILdiffmax] / DeltaTRdiff (CK - CK# and DQS - DQS#) Differential input slew rate for falling edge VIHdiffmin VILdiffmax [VIHdiffmin - VILdiffmax] / DeltaTFdiff (CK - CK# and DQS - DQS#) NOTE 1 The differential signal (i.e. CK - CK# and DQS - DQS# ) must be linear between these thresholds Figure 7.7 — Differential Input Slew Rate Definition for DQS, DQS# and CK, CK# AS4C64M32MD2-25BCN AS4C128M16MD2-25BCN Confidential - 86/129 - Rev.1.0 July 2016 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |